All of lore.kernel.org
 help / color / mirror / Atom feed
From: Nishanth Menon <nm@ti.com>
To: Dave Gerlach <d-gerlach@ti.com>
Cc: <linux-arm-kernel@lists.infradead.org>,
	<devicetree@vger.kernel.org>, Rob Herring <robh+dt@kernel.org>,
	Tony Lindgren <tony@atomide.com>,
	Vignesh Raghavendra <vigneshr@ti.com>, Suman Anna <s-anna@ti.com>,
	Sekhar Nori <nsekhar@ti.com>,
	Kishon Vijay Abraham <kishon@ti.com>,
	Lokesh Vutla <lokeshvutla@ti.com>,
	Aswath Govindraju <a-govindraju@ti.com>
Subject: Re: [PATCH v4 1/5] dt-bindings: arm: ti: Add bindings for AM642 SoC
Date: Sat, 27 Feb 2021 07:19:49 -0600	[thread overview]
Message-ID: <20210227131949.54zyz4ick4sjjlif@borax> (raw)
In-Reply-To: <20210226144257.5470-2-d-gerlach@ti.com>

On 08:42-20210226, Dave Gerlach wrote:
> The AM642 SoC belongs to the K3 Multicore SoC architecture platform,
> providing advanced system integration to enable applications such as
> Motor Drives, PLC, Remote IO and IoT Gateways.
> 
> Some highlights of this SoC are:
> * Dual Cortex-A53s in a single cluster, two clusters of dual Cortex-R5F
>   MCUs, and a single Cortex-M4F.
> * Two Gigabit Industrial Communication Subsystems (ICSSG).
> * Integrated Ethernet switch supporting up to a total of two external
>   ports.
> * PCIe-GEN2x1L, USB3/USB2, 2xCAN-FD, eMMC and SD, UFS, OSPI memory
>   controller, QSPI, I2C, eCAP/eQEP, ePWM, ADC, among other
>   peripherals.
> * Centralized System Controller for Security, Power, and Resource
>   Management (DMSC).
> 
> See AM64X Technical Reference Manual (SPRUIM2, Nov 2020)
> for further details: https://www.ti.com/lit/pdf/spruim2
> 
> Signed-off-by: Dave Gerlach <d-gerlach@ti.com>
> Reviewed-by: Rob Herring <robh@kernel.org>
> Reviewed-by: Grygorii Strashko <grygorii.strashko@ti.com>
> ---
>  Documentation/devicetree/bindings/arm/ti/k3.yaml | 6 ++++++
>  1 file changed, 6 insertions(+)
> 
> diff --git a/Documentation/devicetree/bindings/arm/ti/k3.yaml b/Documentation/devicetree/bindings/arm/ti/k3.yaml
> index c6e1c1e63e43..393f94a64f8d 100644
> --- a/Documentation/devicetree/bindings/arm/ti/k3.yaml
> +++ b/Documentation/devicetree/bindings/arm/ti/k3.yaml
> @@ -33,6 +33,12 @@ properties:
>          items:
>            - const: ti,j7200
>  
> +      - description: K3 AM642 SoC
> +        items:
> +          - enum:
> +              - ti,am642-evm
> +          - const: ti,am642
> +
>  additionalProperties: true
>  
>  ...
> -- 
> 2.28.0
> 

Just documenting for lore:
https://lore.kernel.org/linux-arm-kernel/20210209023418.GA2564097@robh.at.kernel.org/
is where we got the ack for the patch.

-- 
Regards,
Nishanth Menon
Key (0xDDB5849D1736249D)/Fingerprint: F8A2 8693 54EB 8232 17A3  1A34 DDB5 849D 1736 249D

WARNING: multiple messages have this Message-ID (diff)
From: Nishanth Menon <nm@ti.com>
To: Dave Gerlach <d-gerlach@ti.com>
Cc: devicetree@vger.kernel.org, Vignesh Raghavendra <vigneshr@ti.com>,
	Tony Lindgren <tony@atomide.com>, Sekhar Nori <nsekhar@ti.com>,
	Kishon Vijay Abraham <kishon@ti.com>,
	Lokesh Vutla <lokeshvutla@ti.com>,
	Rob Herring <robh+dt@kernel.org>,
	Aswath Govindraju <a-govindraju@ti.com>,
	linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v4 1/5] dt-bindings: arm: ti: Add bindings for AM642 SoC
Date: Sat, 27 Feb 2021 07:19:49 -0600	[thread overview]
Message-ID: <20210227131949.54zyz4ick4sjjlif@borax> (raw)
In-Reply-To: <20210226144257.5470-2-d-gerlach@ti.com>

On 08:42-20210226, Dave Gerlach wrote:
> The AM642 SoC belongs to the K3 Multicore SoC architecture platform,
> providing advanced system integration to enable applications such as
> Motor Drives, PLC, Remote IO and IoT Gateways.
> 
> Some highlights of this SoC are:
> * Dual Cortex-A53s in a single cluster, two clusters of dual Cortex-R5F
>   MCUs, and a single Cortex-M4F.
> * Two Gigabit Industrial Communication Subsystems (ICSSG).
> * Integrated Ethernet switch supporting up to a total of two external
>   ports.
> * PCIe-GEN2x1L, USB3/USB2, 2xCAN-FD, eMMC and SD, UFS, OSPI memory
>   controller, QSPI, I2C, eCAP/eQEP, ePWM, ADC, among other
>   peripherals.
> * Centralized System Controller for Security, Power, and Resource
>   Management (DMSC).
> 
> See AM64X Technical Reference Manual (SPRUIM2, Nov 2020)
> for further details: https://www.ti.com/lit/pdf/spruim2
> 
> Signed-off-by: Dave Gerlach <d-gerlach@ti.com>
> Reviewed-by: Rob Herring <robh@kernel.org>
> Reviewed-by: Grygorii Strashko <grygorii.strashko@ti.com>
> ---
>  Documentation/devicetree/bindings/arm/ti/k3.yaml | 6 ++++++
>  1 file changed, 6 insertions(+)
> 
> diff --git a/Documentation/devicetree/bindings/arm/ti/k3.yaml b/Documentation/devicetree/bindings/arm/ti/k3.yaml
> index c6e1c1e63e43..393f94a64f8d 100644
> --- a/Documentation/devicetree/bindings/arm/ti/k3.yaml
> +++ b/Documentation/devicetree/bindings/arm/ti/k3.yaml
> @@ -33,6 +33,12 @@ properties:
>          items:
>            - const: ti,j7200
>  
> +      - description: K3 AM642 SoC
> +        items:
> +          - enum:
> +              - ti,am642-evm
> +          - const: ti,am642
> +
>  additionalProperties: true
>  
>  ...
> -- 
> 2.28.0
> 

Just documenting for lore:
https://lore.kernel.org/linux-arm-kernel/20210209023418.GA2564097@robh.at.kernel.org/
is where we got the ack for the patch.

-- 
Regards,
Nishanth Menon
Key (0xDDB5849D1736249D)/Fingerprint: F8A2 8693 54EB 8232 17A3  1A34 DDB5 849D 1736 249D

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  reply	other threads:[~2021-02-27 13:21 UTC|newest]

Thread overview: 22+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-02-26 14:42 [PATCH v4 0/5] arm64: Initial support for Texas Instruments AM642 Platform Dave Gerlach
2021-02-26 14:42 ` Dave Gerlach
2021-02-26 14:42 ` [PATCH v4 1/5] dt-bindings: arm: ti: Add bindings for AM642 SoC Dave Gerlach
2021-02-26 14:42   ` Dave Gerlach
2021-02-27 13:19   ` Nishanth Menon [this message]
2021-02-27 13:19     ` Nishanth Menon
2021-02-26 14:42 ` [PATCH v4 2/5] dt-bindings: pinctrl: k3: Introduce pinmux definitions for AM64 Dave Gerlach
2021-02-26 14:42   ` Dave Gerlach
2021-02-27 13:20   ` Nishanth Menon
2021-02-27 13:20     ` Nishanth Menon
2021-02-26 14:42 ` [PATCH v4 3/5] arm64: dts: ti: Add support for AM642 SoC Dave Gerlach
2021-02-26 14:42   ` Dave Gerlach
2021-02-26 14:42 ` [PATCH v4 4/5] arm64: dts: ti: k3-am64-main: Enable DMA support Dave Gerlach
2021-02-26 14:42   ` Dave Gerlach
2021-02-26 14:42 ` [PATCH v4 5/5] arm64: dts: ti: Add support for AM642 EVM Dave Gerlach
2021-02-26 14:42   ` Dave Gerlach
2021-02-27 14:55 ` [PATCH v4 0/5] arm64: Initial support for Texas Instruments AM642 Platform Nishanth Menon
2021-02-27 14:55   ` Nishanth Menon
2021-03-01 14:56 ` Kishon Vijay Abraham I
2021-03-01 14:56   ` Kishon Vijay Abraham I
2021-03-01 15:12 ` Nishanth Menon
2021-03-01 15:12   ` Nishanth Menon

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20210227131949.54zyz4ick4sjjlif@borax \
    --to=nm@ti.com \
    --cc=a-govindraju@ti.com \
    --cc=d-gerlach@ti.com \
    --cc=devicetree@vger.kernel.org \
    --cc=kishon@ti.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=lokeshvutla@ti.com \
    --cc=nsekhar@ti.com \
    --cc=robh+dt@kernel.org \
    --cc=s-anna@ti.com \
    --cc=tony@atomide.com \
    --cc=vigneshr@ti.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.