From: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com> To: intel-gfx@lists.freedesktop.org Cc: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>, dri-devel@lists.freedesktop.org, Rodrigo Vivi <rodrigo.vivi@intel.com> Subject: [PATCH v6 03/15] drm/i915/pxp: define PXP device flag and kconfig Date: Wed, 28 Jul 2021 19:00:54 -0700 [thread overview] Message-ID: <20210729020106.18346-4-daniele.ceraolospurio@intel.com> (raw) In-Reply-To: <20210729020106.18346-1-daniele.ceraolospurio@intel.com> Ahead of the PXP implementation, define the relevant define flag and kconfig option. v2: flip kconfig default to N. Some machines have IFWIs that do not support PXP, so we need it to be an opt-in until we add support to query the caps from the mei device. Signed-off-by: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com> Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com> --- drivers/gpu/drm/i915/Kconfig | 11 +++++++++++ drivers/gpu/drm/i915/i915_drv.h | 4 ++++ drivers/gpu/drm/i915/intel_device_info.h | 1 + 3 files changed, 16 insertions(+) diff --git a/drivers/gpu/drm/i915/Kconfig b/drivers/gpu/drm/i915/Kconfig index f960f5d7664e..5987c3d5d9fb 100644 --- a/drivers/gpu/drm/i915/Kconfig +++ b/drivers/gpu/drm/i915/Kconfig @@ -131,6 +131,17 @@ config DRM_I915_GVT_KVMGT Choose this option if you want to enable KVMGT support for Intel GVT-g. +config DRM_I915_PXP + bool "Enable Intel PXP support for Intel Gen12+ platform" + depends on DRM_I915 + depends on INTEL_MEI && INTEL_MEI_PXP + default n + help + PXP (Protected Xe Path) is an i915 component, available on GEN12+ + GPUs, that helps to establish the hardware protected session and + manage the status of the alive software session, as well as its life + cycle. + menu "drm/i915 Debugging" depends on DRM_I915 depends on EXPERT diff --git a/drivers/gpu/drm/i915/i915_drv.h b/drivers/gpu/drm/i915/i915_drv.h index 70bef688c6da..fa2bb791bcaa 100644 --- a/drivers/gpu/drm/i915/i915_drv.h +++ b/drivers/gpu/drm/i915/i915_drv.h @@ -1724,6 +1724,10 @@ IS_SUBPLATFORM(const struct drm_i915_private *i915, #define HAS_VRR(i915) (GRAPHICS_VER(i915) >= 12) +#define HAS_PXP(dev_priv) (IS_ENABLED(CONFIG_DRM_I915_PXP) && \ + INTEL_INFO(dev_priv)->has_pxp) && \ + VDBOX_MASK(&dev_priv->gt) + /* Only valid when HAS_DISPLAY() is true */ #define INTEL_DISPLAY_ENABLED(dev_priv) \ (drm_WARN_ON(&(dev_priv)->drm, !HAS_DISPLAY(dev_priv)), !(dev_priv)->params.disable_display) diff --git a/drivers/gpu/drm/i915/intel_device_info.h b/drivers/gpu/drm/i915/intel_device_info.h index 121d6d9afd3a..e896dd60579b 100644 --- a/drivers/gpu/drm/i915/intel_device_info.h +++ b/drivers/gpu/drm/i915/intel_device_info.h @@ -134,6 +134,7 @@ enum intel_ppgtt_type { func(has_logical_ring_contexts); \ func(has_logical_ring_elsq); \ func(has_pooled_eu); \ + func(has_pxp); \ func(has_rc6); \ func(has_rc6p); \ func(has_rps); \ -- 2.32.0
WARNING: multiple messages have this Message-ID (diff)
From: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com> To: intel-gfx@lists.freedesktop.org Cc: dri-devel@lists.freedesktop.org Subject: [Intel-gfx] [PATCH v6 03/15] drm/i915/pxp: define PXP device flag and kconfig Date: Wed, 28 Jul 2021 19:00:54 -0700 [thread overview] Message-ID: <20210729020106.18346-4-daniele.ceraolospurio@intel.com> (raw) In-Reply-To: <20210729020106.18346-1-daniele.ceraolospurio@intel.com> Ahead of the PXP implementation, define the relevant define flag and kconfig option. v2: flip kconfig default to N. Some machines have IFWIs that do not support PXP, so we need it to be an opt-in until we add support to query the caps from the mei device. Signed-off-by: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com> Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com> --- drivers/gpu/drm/i915/Kconfig | 11 +++++++++++ drivers/gpu/drm/i915/i915_drv.h | 4 ++++ drivers/gpu/drm/i915/intel_device_info.h | 1 + 3 files changed, 16 insertions(+) diff --git a/drivers/gpu/drm/i915/Kconfig b/drivers/gpu/drm/i915/Kconfig index f960f5d7664e..5987c3d5d9fb 100644 --- a/drivers/gpu/drm/i915/Kconfig +++ b/drivers/gpu/drm/i915/Kconfig @@ -131,6 +131,17 @@ config DRM_I915_GVT_KVMGT Choose this option if you want to enable KVMGT support for Intel GVT-g. +config DRM_I915_PXP + bool "Enable Intel PXP support for Intel Gen12+ platform" + depends on DRM_I915 + depends on INTEL_MEI && INTEL_MEI_PXP + default n + help + PXP (Protected Xe Path) is an i915 component, available on GEN12+ + GPUs, that helps to establish the hardware protected session and + manage the status of the alive software session, as well as its life + cycle. + menu "drm/i915 Debugging" depends on DRM_I915 depends on EXPERT diff --git a/drivers/gpu/drm/i915/i915_drv.h b/drivers/gpu/drm/i915/i915_drv.h index 70bef688c6da..fa2bb791bcaa 100644 --- a/drivers/gpu/drm/i915/i915_drv.h +++ b/drivers/gpu/drm/i915/i915_drv.h @@ -1724,6 +1724,10 @@ IS_SUBPLATFORM(const struct drm_i915_private *i915, #define HAS_VRR(i915) (GRAPHICS_VER(i915) >= 12) +#define HAS_PXP(dev_priv) (IS_ENABLED(CONFIG_DRM_I915_PXP) && \ + INTEL_INFO(dev_priv)->has_pxp) && \ + VDBOX_MASK(&dev_priv->gt) + /* Only valid when HAS_DISPLAY() is true */ #define INTEL_DISPLAY_ENABLED(dev_priv) \ (drm_WARN_ON(&(dev_priv)->drm, !HAS_DISPLAY(dev_priv)), !(dev_priv)->params.disable_display) diff --git a/drivers/gpu/drm/i915/intel_device_info.h b/drivers/gpu/drm/i915/intel_device_info.h index 121d6d9afd3a..e896dd60579b 100644 --- a/drivers/gpu/drm/i915/intel_device_info.h +++ b/drivers/gpu/drm/i915/intel_device_info.h @@ -134,6 +134,7 @@ enum intel_ppgtt_type { func(has_logical_ring_contexts); \ func(has_logical_ring_elsq); \ func(has_pooled_eu); \ + func(has_pxp); \ func(has_rc6); \ func(has_rc6p); \ func(has_rps); \ -- 2.32.0 _______________________________________________ Intel-gfx mailing list Intel-gfx@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2021-07-29 2:02 UTC|newest] Thread overview: 64+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-07-29 2:00 [PATCH v6 00/15] drm/i915: Introduce Intel PXP Daniele Ceraolo Spurio 2021-07-29 2:00 ` [Intel-gfx] " Daniele Ceraolo Spurio 2021-07-29 2:00 ` [PATCH v6 01/15] drm/i915/pxp: Define PXP component interface Daniele Ceraolo Spurio 2021-07-29 2:00 ` [Intel-gfx] " Daniele Ceraolo Spurio 2021-08-13 7:51 ` Jani Nikula 2021-07-29 2:00 ` [PATCH v6 02/15] mei: pxp: export pavp client to me client bus Daniele Ceraolo Spurio 2021-07-29 2:00 ` [Intel-gfx] " Daniele Ceraolo Spurio 2021-07-29 20:45 ` Rodrigo Vivi 2021-07-29 20:45 ` [Intel-gfx] " Rodrigo Vivi 2021-07-29 2:00 ` Daniele Ceraolo Spurio [this message] 2021-07-29 2:00 ` [Intel-gfx] [PATCH v6 03/15] drm/i915/pxp: define PXP device flag and kconfig Daniele Ceraolo Spurio 2021-07-29 2:00 ` [PATCH v6 04/15] drm/i915/pxp: allocate a vcs context for pxp usage Daniele Ceraolo Spurio 2021-07-29 2:00 ` [Intel-gfx] " Daniele Ceraolo Spurio 2021-07-29 2:00 ` [PATCH v6 05/15] drm/i915/pxp: Implement funcs to create the TEE channel Daniele Ceraolo Spurio 2021-07-29 2:00 ` [Intel-gfx] " Daniele Ceraolo Spurio 2021-07-29 2:00 ` [PATCH v6 06/15] drm/i915/pxp: set KCR reg init Daniele Ceraolo Spurio 2021-07-29 2:00 ` [Intel-gfx] " Daniele Ceraolo Spurio 2021-07-29 2:00 ` [PATCH v6 07/15] drm/i915/pxp: Create the arbitrary session after boot Daniele Ceraolo Spurio 2021-07-29 2:00 ` [Intel-gfx] " Daniele Ceraolo Spurio 2021-07-29 2:00 ` [PATCH v6 08/15] drm/i915/pxp: Implement arb session teardown Daniele Ceraolo Spurio 2021-07-29 2:00 ` [Intel-gfx] " Daniele Ceraolo Spurio 2021-07-29 2:01 ` [PATCH v6 09/15] drm/i915/pxp: Implement PXP irq handler Daniele Ceraolo Spurio 2021-07-29 2:01 ` [Intel-gfx] " Daniele Ceraolo Spurio 2021-08-13 14:28 ` Daniel Vetter 2021-07-29 2:01 ` [PATCH v6 10/15] drm/i915/pxp: interfaces for using protected objects Daniele Ceraolo Spurio 2021-07-29 2:01 ` [Intel-gfx] " Daniele Ceraolo Spurio 2021-07-29 11:10 ` Rodrigo Vivi 2021-07-29 11:10 ` [Intel-gfx] " Rodrigo Vivi 2021-07-29 15:17 ` Daniele Ceraolo Spurio 2021-07-29 15:17 ` [Intel-gfx] " Daniele Ceraolo Spurio 2021-07-29 20:40 ` Rodrigo Vivi 2021-07-29 20:40 ` [Intel-gfx] " Rodrigo Vivi 2021-08-13 14:37 ` Daniel Vetter 2021-08-13 14:42 ` Daniel Vetter 2021-08-13 15:24 ` Daniele Ceraolo Spurio 2021-08-16 15:29 ` Daniel Vetter 2021-08-13 15:18 ` Daniele Ceraolo Spurio 2021-08-16 15:15 ` Daniel Vetter 2021-08-16 15:58 ` Daniele Ceraolo Spurio 2021-08-17 9:02 ` Daniel Vetter 2021-07-29 2:01 ` [PATCH v6 11/15] drm/i915/pxp: start the arb session on demand Daniele Ceraolo Spurio 2021-07-29 2:01 ` [Intel-gfx] " Daniele Ceraolo Spurio 2021-07-29 2:01 ` [PATCH v6 12/15] drm/i915/pxp: Enable PXP power management Daniele Ceraolo Spurio 2021-07-29 2:01 ` [Intel-gfx] " Daniele Ceraolo Spurio 2021-07-29 2:01 ` [PATCH v6 13/15] drm/i915/pxp: Add plane decryption support Daniele Ceraolo Spurio 2021-07-29 2:01 ` [Intel-gfx] " Daniele Ceraolo Spurio 2021-08-12 8:17 ` Anshuman Gupta 2021-08-23 7:50 ` Shankar, Uma 2021-07-29 2:01 ` [PATCH v6 14/15] drm/i915/pxp: black pixels on pxp disabled Daniele Ceraolo Spurio 2021-07-29 2:01 ` [Intel-gfx] " Daniele Ceraolo Spurio 2021-08-12 8:20 ` Anshuman Gupta 2021-08-23 7:56 ` Shankar, Uma 2021-07-29 2:01 ` [PATCH v6 15/15] drm/i915/pxp: enable PXP for integrated Gen12 Daniele Ceraolo Spurio 2021-07-29 2:01 ` [Intel-gfx] " Daniele Ceraolo Spurio 2021-07-29 3:16 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Introduce Intel PXP (rev2) Patchwork 2021-07-29 3:17 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork 2021-07-29 3:21 ` [Intel-gfx] ✗ Fi.CI.DOCS: " Patchwork 2021-07-29 3:43 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork 2021-07-29 9:55 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork 2021-08-12 12:07 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Introduce Intel PXP (rev4) Patchwork 2021-08-12 12:09 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork 2021-08-12 12:13 ` [Intel-gfx] ✗ Fi.CI.DOCS: " Patchwork 2021-08-12 12:37 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork 2021-08-12 14:59 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20210729020106.18346-4-daniele.ceraolospurio@intel.com \ --to=daniele.ceraolospurio@intel.com \ --cc=dri-devel@lists.freedesktop.org \ --cc=intel-gfx@lists.freedesktop.org \ --cc=rodrigo.vivi@intel.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.