From: Konrad Dybcio <konrad.dybcio@linaro.org>
To: linux-arm-msm@vger.kernel.org, andersson@kernel.org,
agross@kernel.org, krzysztof.kozlowski@linaro.org
Cc: marijn.suijten@somainline.org, Konrad Dybcio <konrad.dybcio@linaro.org>
Subject: [PATCH 00/14] GMU-less A6xx support (A610, A619_holi)
Date: Thu, 26 Jan 2023 16:16:04 +0100 [thread overview]
Message-ID: <20230126151618.225127-1-konrad.dybcio@linaro.org> (raw)
This series concludes my couple-weeks-long suffering of figuring out
the ins and outs of the "non-standard" A6xx GPUs which feature no GMU.
The GMU functionality is essentially emulated by parting out a
"GMU wrapper" region, which is essentially just a register space
within the GPU. It's modeled to be as similar to the actual GMU
as possible while staying as unnecessary as we can make it - there's
no IRQs, communicating with a microcontroller, no RPMh communication
etc. etc. I tried to reuse as much code as possible without making
a mess where every even line is used for GMU and every odd line is
used for GMU wrapper..
This series contains:
- plumbing for non-GMU operation, if-ing out GMU calls based on
GMU presence
- GMU wrapper support
- A610 support (w/ speedbin)
- A619 support (w/ speedbin)
- couple of minor fixes and improvements
- VDDCX/VDDGX scaling fix for non-GMU GPUs (concerns more than just
A6xx)
- Enablement of opp interconnect properties
A619_holi works perfectly fine using the already-present A619 support
in mesa. A610 needs more work on that front, but can already replay
command traces captures on downstream.
NOTE: the "drm/msm/a6xx: Add support for A619_holi" patch contains
two occurences of 0x18 used in place of a register #define, as it's
supposed to be RBBM_GPR0_CNTL, but that will only be present after
mesa-side changes are merged and headers are synced from there.
Speedbin patches depend on:
https://lore.kernel.org/linux-arm-msm/20230120172233.1905761-1-konrad.dybcio@linaro.org/
Konrad Dybcio (14):
drm/msm/a6xx: De-staticize sptprac en/disable functions
drm/msm/a6xx: Extend UBWC config
drm/msm/a6xx: Introduce GMU wrapper support
drm/msm/a6xx: Remove both GBIF and RBBM GBIF halt on hw init
drm/msm/adreno: Disable has_cached_coherent for A610/A619_holi
drm/msm/gpu: Use dev_pm_opp_set_rate for non-GMU GPUs
drm/msm/a6xx: Add support for A619_holi
drm/msm/a6xx: Add A610 support
drm/msm/a6xx: Fix some A619 tunables
drm/msm/a6xx: Fix up A6XX protected registers
drm/msm/a6xx: Enable optional icc voting from OPP tables
drm/msm/a6xx: Use "else if" in GPU speedbin rev matching
drm/msm/a6xx: Add A619_holi speedbin support
drm/msm/a6xx: Add A610 speedbin support
drivers/gpu/drm/msm/adreno/a6xx_gmu.c | 55 ++-
drivers/gpu/drm/msm/adreno/a6xx_gmu.h | 2 +
drivers/gpu/drm/msm/adreno/a6xx_gpu.c | 424 +++++++++++++++++---
drivers/gpu/drm/msm/adreno/a6xx_gpu.h | 1 +
drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c | 14 +-
drivers/gpu/drm/msm/adreno/adreno_device.c | 34 +-
drivers/gpu/drm/msm/adreno/adreno_gpu.c | 3 +
drivers/gpu/drm/msm/adreno/adreno_gpu.h | 19 +-
drivers/gpu/drm/msm/msm_gpu_devfreq.c | 2 +-
9 files changed, 488 insertions(+), 66 deletions(-)
--
2.39.1
next reply other threads:[~2023-01-26 15:18 UTC|newest]
Thread overview: 44+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-01-26 15:16 Konrad Dybcio [this message]
2023-01-26 15:16 ` [PATCH 01/14] drm/msm/a6xx: De-staticize sptprac en/disable functions Konrad Dybcio
2023-01-26 15:16 ` Konrad Dybcio
2023-01-26 15:16 ` [PATCH 02/14] drm/msm/a6xx: Extend UBWC config Konrad Dybcio
2023-01-26 15:16 ` Konrad Dybcio
2023-02-01 9:30 ` Akhil P Oommen
2023-02-01 9:30 ` Akhil P Oommen
2023-02-01 10:51 ` Konrad Dybcio
2023-02-01 10:51 ` Konrad Dybcio
2023-01-26 15:16 ` [PATCH 03/14] drm/msm/a6xx: Introduce GMU wrapper support Konrad Dybcio
2023-01-26 15:16 ` Konrad Dybcio
2023-01-26 15:16 ` [PATCH 04/14] drm/msm/a6xx: Remove both GBIF and RBBM GBIF halt on hw init Konrad Dybcio
2023-01-26 15:16 ` Konrad Dybcio
2023-01-26 15:16 ` [PATCH 05/14] drm/msm/adreno: Disable has_cached_coherent for A610/A619_holi Konrad Dybcio
2023-01-26 15:16 ` Konrad Dybcio
2023-01-26 15:16 ` [PATCH 06/14] drm/msm/gpu: Use dev_pm_opp_set_rate for non-GMU GPUs Konrad Dybcio
2023-01-26 15:16 ` Konrad Dybcio
2023-02-06 18:30 ` Konrad Dybcio
2023-02-06 18:30 ` Konrad Dybcio
2023-01-26 15:16 ` [PATCH 07/14] drm/msm/a6xx: Add support for A619_holi Konrad Dybcio
2023-01-26 15:16 ` Konrad Dybcio
2023-01-26 15:16 ` [PATCH 08/14] drm/msm/a6xx: Add A610 support Konrad Dybcio
2023-01-26 15:16 ` Konrad Dybcio
2023-01-26 15:16 ` [PATCH 09/14] drm/msm/a6xx: Fix some A619 tunables Konrad Dybcio
2023-01-26 15:16 ` Konrad Dybcio
2023-02-08 18:21 ` [Freedreno] " Jordan Crouse
2023-02-08 18:21 ` Jordan Crouse
2023-02-14 11:25 ` Konrad Dybcio
2023-01-26 15:16 ` [PATCH 10/14] drm/msm/a6xx: Fix up A6XX protected registers Konrad Dybcio
2023-01-26 15:16 ` Konrad Dybcio
2023-01-26 15:16 ` [PATCH 11/14] drm/msm/a6xx: Enable optional icc voting from OPP tables Konrad Dybcio
2023-01-26 15:16 ` Konrad Dybcio
2023-01-26 15:16 ` [PATCH 12/14] drm/msm/a6xx: Use "else if" in GPU speedbin rev matching Konrad Dybcio
2023-01-26 15:16 ` Konrad Dybcio
2023-01-26 15:16 ` [PATCH 13/14] drm/msm/a6xx: Add A619_holi speedbin support Konrad Dybcio
2023-01-26 15:16 ` Konrad Dybcio
2023-01-27 14:19 ` Dmitry Baryshkov
2023-01-27 14:19 ` Dmitry Baryshkov
2023-01-27 14:20 ` Konrad Dybcio
2023-01-27 14:20 ` Konrad Dybcio
2023-01-27 14:22 ` Konrad Dybcio
2023-01-27 14:22 ` Konrad Dybcio
2023-01-26 15:16 ` [PATCH 14/14] drm/msm/a6xx: Add A610 " Konrad Dybcio
2023-01-26 15:16 ` Konrad Dybcio
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230126151618.225127-1-konrad.dybcio@linaro.org \
--to=konrad.dybcio@linaro.org \
--cc=agross@kernel.org \
--cc=andersson@kernel.org \
--cc=krzysztof.kozlowski@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=marijn.suijten@somainline.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.