All of lore.kernel.org
 help / color / mirror / Atom feed
From: Nishanth Menon <nm@ti.com>
To: Kishon Vijay Abraham I <kishon@ti.com>
Cc: Roger Quadros <rogerq@ti.com>,
	dt list <devicetree@vger.kernel.org>,
	"linux-doc@vger.kernel.org" <linux-doc@vger.kernel.org>,
	lkml <linux-kernel@vger.kernel.org>,
	"linux-arm-kernel@lists.infradead.org" 
	<linux-arm-kernel@lists.infradead.org>,
	linux-omap <linux-omap@vger.kernel.org>,
	linux-pci@vger.kernel.org, Tero Kristo <t-kristo@ti.com>,
	Paul Walmsley <paul@pwsan.com>, Rajendra Nayak <rnayak@ti.com>,
	"Krishnamoorthy, Balaji T" <balajitk@ti.com>
Subject: Re: [PATCH 03/17] phy: ti-pipe3: add external clock support for PCIe PHY
Date: Wed, 14 May 2014 10:34:09 -0500	[thread overview]
Message-ID: <CAGo_u6qw1OomEw_ueb3x+xT+qZLAfGv7Se1K=o725aOoD3ankQ@mail.gmail.com> (raw)
In-Reply-To: <5373897C.6080504@ti.com>

On Wed, May 14, 2014 at 10:19 AM, Kishon Vijay Abraham I <kishon@ti.com> wrote:
> Hi Roger,
>
> On Wednesday 14 May 2014 06:46 PM, Roger Quadros wrote:
>> Hi Kishon,
>>
>> On 05/06/2014 04:33 PM, Kishon Vijay Abraham I wrote:
>>> APLL used by PCIE phy can either use external clock as input or the clock
>>> from DPLL. Added support for the APLL to use external clock as input here.
>>>
>>> Cc: Rajendra Nayak <rnayak@ti.com>
>>> Cc: Tero Kristo <t-kristo@ti.com>
>>> Cc: Paul Walmsley <paul@pwsan.com>
>>> Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
>>> ---
>>>  Documentation/devicetree/bindings/phy/ti-phy.txt |    4 ++
>>>  drivers/phy/phy-ti-pipe3.c                       |   75 ++++++++++++++--------
>>>  2 files changed, 52 insertions(+), 27 deletions(-)
>>>
>>> diff --git a/Documentation/devicetree/bindings/phy/ti-phy.txt b/Documentation/devicetree/bindings/phy/ti-phy.txt
>>> index bc9afb5..d50f8ee 100644
>>> --- a/Documentation/devicetree/bindings/phy/ti-phy.txt
>>> +++ b/Documentation/devicetree/bindings/phy/ti-phy.txt
>>> @@ -76,6 +76,10 @@ Required properties:
>>>     * "dpll_ref_m2" - external dpll ref clk
>>>     * "phy-div" - divider for apll
>>>     * "div-clk" - apll clock
>>> +   * "apll_mux" - mux for pcie apll
>>> +   * "refclk_ext" - external reference clock for pcie apll
>>> + - ti,ext-clk: To specifiy if PCIE apll should use external clock. Applicable
>>> +   only to PCIE PHY.
>>
>> Instead of specifying both clock sources "dpll_ref_clock", "refclk_ext" and then specifying a 3rd control option "ti,ext-clk" to select one of the 2 sources, why can't the DT just supply one clock source, i.e. the one that is being used in the board instance? The driver should then just configure the clock rate that is needed at that node. Shouldn't the clock framework automatically take care of muxing and parent rates?
>
> Want the dt to have all the clocks used by the controller. "ti,ext-clk" should
> go in the board dt file (suggested by Nishanth).
> The point is at some point later if some one wants to change the clock source,
> it should be a simple enabling "ti,ext-clk" flag instead of finding the clock
> phandle etc..

Wonder if that is implicit by the presence of  "refclk_ext" in the
clocks provided?

WARNING: multiple messages have this Message-ID (diff)
From: nm@ti.com (Nishanth Menon)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 03/17] phy: ti-pipe3: add external clock support for PCIe PHY
Date: Wed, 14 May 2014 10:34:09 -0500	[thread overview]
Message-ID: <CAGo_u6qw1OomEw_ueb3x+xT+qZLAfGv7Se1K=o725aOoD3ankQ@mail.gmail.com> (raw)
In-Reply-To: <5373897C.6080504@ti.com>

On Wed, May 14, 2014 at 10:19 AM, Kishon Vijay Abraham I <kishon@ti.com> wrote:
> Hi Roger,
>
> On Wednesday 14 May 2014 06:46 PM, Roger Quadros wrote:
>> Hi Kishon,
>>
>> On 05/06/2014 04:33 PM, Kishon Vijay Abraham I wrote:
>>> APLL used by PCIE phy can either use external clock as input or the clock
>>> from DPLL. Added support for the APLL to use external clock as input here.
>>>
>>> Cc: Rajendra Nayak <rnayak@ti.com>
>>> Cc: Tero Kristo <t-kristo@ti.com>
>>> Cc: Paul Walmsley <paul@pwsan.com>
>>> Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
>>> ---
>>>  Documentation/devicetree/bindings/phy/ti-phy.txt |    4 ++
>>>  drivers/phy/phy-ti-pipe3.c                       |   75 ++++++++++++++--------
>>>  2 files changed, 52 insertions(+), 27 deletions(-)
>>>
>>> diff --git a/Documentation/devicetree/bindings/phy/ti-phy.txt b/Documentation/devicetree/bindings/phy/ti-phy.txt
>>> index bc9afb5..d50f8ee 100644
>>> --- a/Documentation/devicetree/bindings/phy/ti-phy.txt
>>> +++ b/Documentation/devicetree/bindings/phy/ti-phy.txt
>>> @@ -76,6 +76,10 @@ Required properties:
>>>     * "dpll_ref_m2" - external dpll ref clk
>>>     * "phy-div" - divider for apll
>>>     * "div-clk" - apll clock
>>> +   * "apll_mux" - mux for pcie apll
>>> +   * "refclk_ext" - external reference clock for pcie apll
>>> + - ti,ext-clk: To specifiy if PCIE apll should use external clock. Applicable
>>> +   only to PCIE PHY.
>>
>> Instead of specifying both clock sources "dpll_ref_clock", "refclk_ext" and then specifying a 3rd control option "ti,ext-clk" to select one of the 2 sources, why can't the DT just supply one clock source, i.e. the one that is being used in the board instance? The driver should then just configure the clock rate that is needed at that node. Shouldn't the clock framework automatically take care of muxing and parent rates?
>
> Want the dt to have all the clocks used by the controller. "ti,ext-clk" should
> go in the board dt file (suggested by Nishanth).
> The point is at some point later if some one wants to change the clock source,
> it should be a simple enabling "ti,ext-clk" flag instead of finding the clock
> phandle etc..

Wonder if that is implicit by the presence of  "refclk_ext" in the
clocks provided?

  reply	other threads:[~2014-05-14 15:34 UTC|newest]

Thread overview: 195+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2014-05-06 13:33 [PATCH 00/17] PCIe support for DRA7xx Kishon Vijay Abraham I
2014-05-06 13:33 ` Kishon Vijay Abraham I
2014-05-06 13:33 ` Kishon Vijay Abraham I
2014-05-06 13:33 ` [PATCH 01/17] phy: phy-omap-pipe3: Add support for PCIe PHY Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-14 12:57   ` Roger Quadros
2014-05-14 12:57     ` Roger Quadros
2014-05-14 12:57     ` Roger Quadros
2014-05-06 13:33 ` [PATCH 02/17] phy: omap-control: add external clock " Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-14 13:02   ` Roger Quadros
2014-05-14 13:02     ` Roger Quadros
2014-05-14 13:02     ` Roger Quadros
2014-05-06 13:33 ` [PATCH 03/17] phy: ti-pipe3: " Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-14 13:16   ` Roger Quadros
2014-05-14 13:16     ` Roger Quadros
2014-05-14 13:16     ` Roger Quadros
2014-05-14 15:19     ` Kishon Vijay Abraham I
2014-05-14 15:19       ` Kishon Vijay Abraham I
2014-05-14 15:19       ` Kishon Vijay Abraham I
2014-05-14 15:34       ` Nishanth Menon [this message]
2014-05-14 15:34         ` Nishanth Menon
2014-05-14 15:34         ` Nishanth Menon
2014-05-15  9:15         ` Kishon Vijay Abraham I
2014-05-15  9:15           ` Kishon Vijay Abraham I
2014-05-15  9:15           ` Kishon Vijay Abraham I
2014-05-15  9:15           ` Kishon Vijay Abraham I
2014-05-15  9:25           ` Roger Quadros
2014-05-15  9:25             ` Roger Quadros
2014-05-15  9:25             ` Roger Quadros
2014-05-15  9:25             ` Roger Quadros
2014-05-15 11:46             ` Nishanth Menon
2014-05-15 11:46               ` Nishanth Menon
2014-05-15 11:46               ` Nishanth Menon
2014-05-15 11:59               ` Kishon Vijay Abraham I
2014-05-15 11:59                 ` Kishon Vijay Abraham I
2014-05-15 11:59                 ` Kishon Vijay Abraham I
2014-05-15 11:59                 ` Kishon Vijay Abraham I
2014-05-15 12:12                 ` Nishanth Menon
2014-05-15 12:12                   ` Nishanth Menon
2014-05-15 12:12                   ` Nishanth Menon
2014-05-15 12:18                   ` Kishon Vijay Abraham I
2014-05-15 12:18                     ` Kishon Vijay Abraham I
2014-05-15 12:18                     ` Kishon Vijay Abraham I
2014-05-15 12:18                     ` Kishon Vijay Abraham I
2014-05-15 12:33                     ` Nishanth Menon
2014-05-15 12:33                       ` Nishanth Menon
2014-05-15 12:33                       ` Nishanth Menon
2014-05-15 12:33                       ` Nishanth Menon
2014-05-15 12:42                       ` Kishon Vijay Abraham I
2014-05-15 12:42                         ` Kishon Vijay Abraham I
2014-05-15 12:42                         ` Kishon Vijay Abraham I
2014-05-15 12:42                         ` Kishon Vijay Abraham I
2014-05-27  6:11                       ` Kishon Vijay Abraham I
2014-05-27  6:11                         ` Kishon Vijay Abraham I
2014-05-27  6:11                         ` Kishon Vijay Abraham I
2014-05-27  6:11                         ` Kishon Vijay Abraham I
2014-05-28  1:54                       ` Mike Turquette
2014-05-28  1:54                         ` Mike Turquette
2014-05-28  1:54                         ` Mike Turquette
2014-05-28  1:54                         ` Mike Turquette
2014-05-28 15:52                         ` Nishanth Menon
2014-05-28 15:52                           ` Nishanth Menon
2014-05-28 15:52                           ` Nishanth Menon
2014-05-06 13:33 ` [PATCH 04/17] phy: pipe3: insert delay to enumerate in GEN2 mode Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-14 13:20   ` Roger Quadros
2014-05-14 13:20     ` Roger Quadros
2014-05-14 13:20     ` Roger Quadros
2014-05-06 13:33 ` [PATCH 05/17] pci: host: pcie-dra7xx: add support for pcie-dra7xx controller Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-06 13:44   ` Marek Vasut
2014-05-06 13:44     ` Marek Vasut
2014-05-07  8:21     ` Kishon Vijay Abraham I
2014-05-07  8:21       ` Kishon Vijay Abraham I
2014-05-07  8:21       ` Kishon Vijay Abraham I
2014-05-09  9:43     ` Pavel Machek
2014-05-09  9:43       ` Pavel Machek
2014-05-09  9:43       ` Pavel Machek
2014-05-06 13:54   ` Arnd Bergmann
2014-05-06 13:54     ` Arnd Bergmann
2014-05-06 13:54     ` Arnd Bergmann
2014-05-07  8:44     ` Kishon Vijay Abraham I
2014-05-07  8:44       ` Kishon Vijay Abraham I
2014-05-07  8:44       ` Kishon Vijay Abraham I
2014-05-07  9:30       ` Arnd Bergmann
2014-05-07  9:30         ` Arnd Bergmann
2014-05-09 11:29         ` Kishon Vijay Abraham I
2014-05-09 11:29           ` Kishon Vijay Abraham I
2014-05-09 11:29           ` Kishon Vijay Abraham I
2014-05-06 16:35   ` Jason Gunthorpe
2014-05-06 16:35     ` Jason Gunthorpe
2014-05-07  9:22     ` Kishon Vijay Abraham I
2014-05-07  9:22       ` Kishon Vijay Abraham I
2014-05-07  9:22       ` Kishon Vijay Abraham I
2014-05-07  9:25       ` Arnd Bergmann
2014-05-07  9:25         ` Arnd Bergmann
2014-05-08  8:56         ` Jingoo Han
2014-05-08  8:56           ` Jingoo Han
2014-05-08  9:16           ` Arnd Bergmann
2014-05-08  9:16             ` Arnd Bergmann
2014-05-06 13:33 ` [PATCH 06/17] pci: host: pcie-designware: Use *base-mask* for configuring the iATU Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-06 13:59   ` Arnd Bergmann
2014-05-06 13:59     ` Arnd Bergmann
2014-05-08  9:05     ` Jingoo Han
2014-05-08  9:05       ` Jingoo Han
2014-05-08  9:05       ` Jingoo Han
2014-05-08  9:18       ` Arnd Bergmann
2014-05-08  9:18         ` Arnd Bergmann
2014-05-09 11:50         ` Kishon Vijay Abraham I
2014-05-09 11:50           ` Kishon Vijay Abraham I
2014-05-09 11:50           ` Kishon Vijay Abraham I
2014-05-12  1:44           ` Jingoo Han
2014-05-12  1:44             ` Jingoo Han
2014-05-13 12:31         ` Kishon Vijay Abraham I
2014-05-13 12:31           ` Kishon Vijay Abraham I
2014-05-13 12:31           ` Kishon Vijay Abraham I
2014-05-13 12:47           ` Arnd Bergmann
2014-05-13 12:47             ` Arnd Bergmann
2014-05-13 12:47             ` Arnd Bergmann
2014-05-13 13:26             ` Kishon Vijay Abraham I
2014-05-13 13:26               ` Kishon Vijay Abraham I
2014-05-13 13:26               ` Kishon Vijay Abraham I
2014-05-13 13:27               ` Arnd Bergmann
2014-05-13 13:27                 ` Arnd Bergmann
2014-05-13 13:27                 ` Arnd Bergmann
2014-05-13 13:34                 ` Arnd Bergmann
2014-05-13 13:34                   ` Arnd Bergmann
2014-05-13 13:34                   ` Arnd Bergmann
2014-05-14  5:44                   ` Kishon Vijay Abraham I
2014-05-14  5:44                     ` Kishon Vijay Abraham I
2014-05-14  5:44                     ` Kishon Vijay Abraham I
2014-05-14 12:45                     ` Arnd Bergmann
2014-05-14 12:45                       ` Arnd Bergmann
2014-05-14 15:04                       ` Kishon Vijay Abraham I
2014-05-14 15:04                         ` Kishon Vijay Abraham I
2014-05-14 15:04                         ` Kishon Vijay Abraham I
2014-05-16  9:00                       ` Kishon Vijay Abraham I
2014-05-16  9:00                         ` Kishon Vijay Abraham I
2014-05-16  9:00                         ` Kishon Vijay Abraham I
2014-05-19 12:45                         ` Arnd Bergmann
2014-05-19 12:45                           ` Arnd Bergmann
2014-05-06 13:33 ` [PATCH 07/17] ARM: dts: DRA7: Add divider table to optfclk_pciephy_div clock Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-06 13:33 ` [PATCH 08/17] ARM: dts: DRA7: Change the parent of apll_pcie_in_clk_mux to dpll_pcie_ref_m2ldo_ck Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-06 13:33 ` [PATCH 09/17] arm: dra7xx: Add hwmod data for pcie1 phy and pcie2 phy Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-06 13:33 ` [PATCH 10/17] arm: dra7xx: Add hwmod data for pcie1 and pcie2 subsystems Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-06 13:33 ` [PATCH 11/17] ARM: dts: dra7xx-clocks: Add missing 32khz clocks used for PHY Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-14 13:23   ` Roger Quadros
2014-05-14 13:23     ` Roger Quadros
2014-05-14 13:23     ` Roger Quadros
2014-05-14 15:19     ` Kishon Vijay Abraham I
2014-05-14 15:19       ` Kishon Vijay Abraham I
2014-05-14 15:19       ` Kishon Vijay Abraham I
2014-05-06 13:33 ` [PATCH 12/17] ARM: dts: dra7: Add dt data for PCIe PHY control module Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-06 13:33 ` [PATCH 13/17] ARM: dts: dra7: Add dt data for PCIe PHY Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-06 13:33   ` Kishon Vijay Abraham I
2014-05-06 13:34 ` [PATCH 14/17] ARM: dts: dra7: Add dt data for PCIe controller Kishon Vijay Abraham I
2014-05-06 13:34   ` Kishon Vijay Abraham I
2014-05-06 13:34   ` Kishon Vijay Abraham I
2014-05-06 13:34 ` [PATCH 15/17] ARM: OMAP: Enable PCI for DRA7 Kishon Vijay Abraham I
2014-05-06 13:34   ` Kishon Vijay Abraham I
2014-05-06 13:34   ` Kishon Vijay Abraham I
2014-05-06 13:34 ` [TEMP PATCH 16/17] pci: host: pcie-dra7xx: use reset framework APIs to reset PCIe Kishon Vijay Abraham I
2014-05-06 13:34   ` Kishon Vijay Abraham I
2014-05-06 13:34   ` Kishon Vijay Abraham I
2014-05-06 13:41   ` Dan Murphy
2014-05-06 13:41     ` Dan Murphy
2014-05-06 13:41     ` Dan Murphy
2014-05-06 13:34 ` [TEMP PATCH 17/17] ARM: dts: dra7: Add *resets* property for PCIe dt node Kishon Vijay Abraham I
2014-05-06 13:34   ` Kishon Vijay Abraham I
2014-05-06 13:34   ` Kishon Vijay Abraham I
2014-05-06 13:40   ` Dan Murphy
2014-05-06 13:40     ` Dan Murphy
2014-05-06 13:40     ` Dan Murphy

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to='CAGo_u6qw1OomEw_ueb3x+xT+qZLAfGv7Se1K=o725aOoD3ankQ@mail.gmail.com' \
    --to=nm@ti.com \
    --cc=balajitk@ti.com \
    --cc=devicetree@vger.kernel.org \
    --cc=kishon@ti.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-doc@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-omap@vger.kernel.org \
    --cc=linux-pci@vger.kernel.org \
    --cc=paul@pwsan.com \
    --cc=rnayak@ti.com \
    --cc=rogerq@ti.com \
    --cc=t-kristo@ti.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.