All of lore.kernel.org
 help / color / mirror / Atom feed
From: Matthew Auld <matthew.william.auld@gmail.com>
To: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Intel Graphics Development <intel-gfx@lists.freedesktop.org>,
	Anna Karas <anna.karas@intel.com>
Subject: Re: [PATCH 15/25] drm/i915/selftests: Perform some basic cycle counting of MI ops
Date: Mon, 11 Nov 2019 17:20:32 +0000	[thread overview]
Message-ID: <CAM0jSHPCd6mbw4bc85ax-5ghnP3EMVc7VpCVsmJTD452uTeCeQ@mail.gmail.com> (raw)
In-Reply-To: <157349258982.28106.7818839510642728062@skylake-alporthouse-com>

On Mon, 11 Nov 2019 at 17:16, Chris Wilson <chris@chris-wilson.co.uk> wrote:
>
> Quoting Matthew Auld (2019-11-11 17:10:37)
> > On Sun, 10 Nov 2019 at 18:58, Chris Wilson <chris@chris-wilson.co.uk> wrote:
> > > +static struct i915_vma *create_empty_batch(struct intel_context *ce)
> > > +{
> > > +       struct drm_i915_gem_object *obj;
> > > +       struct i915_vma *vma;
> > > +       u32 *cs;
> > > +       int err;
> > > +
> > > +       obj = i915_gem_object_create_internal(ce->engine->i915, PAGE_SIZE);
> > > +       if (IS_ERR(obj))
> > > +               return ERR_CAST(obj);
> > > +
> > > +       cs = i915_gem_object_pin_map(obj, I915_MAP_WB);
> > > +       if (IS_ERR(cs)) {
> > > +               i915_gem_object_put(obj);
> > > +               return ERR_CAST(cs);
> > > +       }
> > > +
> > > +       cs[0] = MI_BATCH_BUFFER_END;
> > > +
> > > +       i915_gem_object_flush_map(obj);
> > > +       i915_gem_object_unpin_map(obj);
> > > +
> > > +       vma = i915_vma_instance(obj, ce->vm, NULL);
> > > +       if (IS_ERR(vma)) {
> > > +               i915_gem_object_put(obj);
> > > +               return vma;
> > > +       }
> > > +
> > > +       err = i915_vma_pin(vma, 0, 0, PIN_USER);
> > > +       if (err) {
> > > +               i915_gem_object_put(obj);
> > > +               return ERR_PTR(err);
> > > +       }
> >
> > Living dangerously? Object is volatile, below also.
>
> What's a shrinker? :)
>
> > > +               for (i = 0; i < ARRAY_SIZE(cycles); i++) {
> > > +                       struct i915_request *rq;
> > > +
> > > +                       rq = i915_request_create(ce);
> > > +                       if (IS_ERR(rq)) {
> > > +                               err = PTR_ERR(rq);
> > > +                               break;
> > > +                       }
> > > +
> > > +                       err = write_timestamp(rq, 2);
> > > +                       if (err)
> > > +                               goto out;
> > > +
> > > +                       err = rq->engine->emit_bb_start(rq,
> > > +                                                       base->node.start, 8,
> > > +                                                       0);
> > > +                       if (err)
> > > +                               goto out;
> > > +
> > > +                       err = write_timestamp(rq, 3);
> > > +                       if (err)
> > > +                               goto out;
> > > +
> > > +                       err = rq->engine->emit_bb_start(rq,
> > > +                                                       nop->node.start, 4096,
> >
> > That should be 64K? Can't we just make these node.size?
>
> Not like the test can run on gen2 anyway :)
>
> > Also why do we measure both empty + nop here?
>
> So the test is standalone; we subtract the overhead of the MI_BB_START
> from the measurement, otherwise the overhead would dominate.

Ah ofc, makes sense.
Reviewed-by: Matthew Auld <matthew.auld@intel.com>
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

WARNING: multiple messages have this Message-ID (diff)
From: Matthew Auld <matthew.william.auld@gmail.com>
To: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Intel Graphics Development <intel-gfx@lists.freedesktop.org>,
	Anna Karas <anna.karas@intel.com>
Subject: Re: [Intel-gfx] [PATCH 15/25] drm/i915/selftests: Perform some basic cycle counting of MI ops
Date: Mon, 11 Nov 2019 17:20:32 +0000	[thread overview]
Message-ID: <CAM0jSHPCd6mbw4bc85ax-5ghnP3EMVc7VpCVsmJTD452uTeCeQ@mail.gmail.com> (raw)
Message-ID: <20191111172032.Q75pmzk5PawlzwBgIKtY9EmiW8wETfY9TE1WaMFxlUE@z> (raw)
In-Reply-To: <157349258982.28106.7818839510642728062@skylake-alporthouse-com>

On Mon, 11 Nov 2019 at 17:16, Chris Wilson <chris@chris-wilson.co.uk> wrote:
>
> Quoting Matthew Auld (2019-11-11 17:10:37)
> > On Sun, 10 Nov 2019 at 18:58, Chris Wilson <chris@chris-wilson.co.uk> wrote:
> > > +static struct i915_vma *create_empty_batch(struct intel_context *ce)
> > > +{
> > > +       struct drm_i915_gem_object *obj;
> > > +       struct i915_vma *vma;
> > > +       u32 *cs;
> > > +       int err;
> > > +
> > > +       obj = i915_gem_object_create_internal(ce->engine->i915, PAGE_SIZE);
> > > +       if (IS_ERR(obj))
> > > +               return ERR_CAST(obj);
> > > +
> > > +       cs = i915_gem_object_pin_map(obj, I915_MAP_WB);
> > > +       if (IS_ERR(cs)) {
> > > +               i915_gem_object_put(obj);
> > > +               return ERR_CAST(cs);
> > > +       }
> > > +
> > > +       cs[0] = MI_BATCH_BUFFER_END;
> > > +
> > > +       i915_gem_object_flush_map(obj);
> > > +       i915_gem_object_unpin_map(obj);
> > > +
> > > +       vma = i915_vma_instance(obj, ce->vm, NULL);
> > > +       if (IS_ERR(vma)) {
> > > +               i915_gem_object_put(obj);
> > > +               return vma;
> > > +       }
> > > +
> > > +       err = i915_vma_pin(vma, 0, 0, PIN_USER);
> > > +       if (err) {
> > > +               i915_gem_object_put(obj);
> > > +               return ERR_PTR(err);
> > > +       }
> >
> > Living dangerously? Object is volatile, below also.
>
> What's a shrinker? :)
>
> > > +               for (i = 0; i < ARRAY_SIZE(cycles); i++) {
> > > +                       struct i915_request *rq;
> > > +
> > > +                       rq = i915_request_create(ce);
> > > +                       if (IS_ERR(rq)) {
> > > +                               err = PTR_ERR(rq);
> > > +                               break;
> > > +                       }
> > > +
> > > +                       err = write_timestamp(rq, 2);
> > > +                       if (err)
> > > +                               goto out;
> > > +
> > > +                       err = rq->engine->emit_bb_start(rq,
> > > +                                                       base->node.start, 8,
> > > +                                                       0);
> > > +                       if (err)
> > > +                               goto out;
> > > +
> > > +                       err = write_timestamp(rq, 3);
> > > +                       if (err)
> > > +                               goto out;
> > > +
> > > +                       err = rq->engine->emit_bb_start(rq,
> > > +                                                       nop->node.start, 4096,
> >
> > That should be 64K? Can't we just make these node.size?
>
> Not like the test can run on gen2 anyway :)
>
> > Also why do we measure both empty + nop here?
>
> So the test is standalone; we subtract the overhead of the MI_BB_START
> from the measurement, otherwise the overhead would dominate.

Ah ofc, makes sense.
Reviewed-by: Matthew Auld <matthew.auld@intel.com>
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

  reply	other threads:[~2019-11-11 17:20 UTC|newest]

Thread overview: 88+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-11-10 18:57 [PATCH 01/25] drm/i915: Protect context while grabbing its name for the request Chris Wilson
2019-11-10 18:57 ` [Intel-gfx] " Chris Wilson
2019-11-10 18:57 ` [PATCH 02/25] drm/i915/gem: Embed context/timeline name inside the GEM context Chris Wilson
2019-11-10 18:57   ` [Intel-gfx] " Chris Wilson
2019-11-11 11:20   ` Mika Kuoppala
2019-11-11 11:20     ` [Intel-gfx] " Mika Kuoppala
2019-11-10 18:57 ` [PATCH 03/25] drm/i915/gem: Update context name on closing Chris Wilson
2019-11-10 18:57   ` [Intel-gfx] " Chris Wilson
2019-11-11 10:47   ` Mika Kuoppala
2019-11-11 10:47     ` [Intel-gfx] " Mika Kuoppala
2019-11-11 10:58     ` Chris Wilson
2019-11-11 10:58       ` [Intel-gfx] " Chris Wilson
2019-11-10 18:57 ` [PATCH 04/25] drm/i915/execlists: Move reset_active() from schedule-out to schedule-in Chris Wilson
2019-11-10 18:57   ` [Intel-gfx] " Chris Wilson
2019-11-10 18:57 ` [PATCH 05/25] drm/i915/pmu: "Frequency" is reported as accumulated cycles Chris Wilson
2019-11-10 18:57   ` [Intel-gfx] " Chris Wilson
2019-11-10 18:57 ` [PATCH 06/25] drm/i915/userptr: Handle unlocked gup retries Chris Wilson
2019-11-10 18:57   ` [Intel-gfx] " Chris Wilson
2019-11-10 18:57 ` [PATCH 07/25] drm/i915: Cancel context if it hangs after it is closed Chris Wilson
2019-11-10 18:57   ` [Intel-gfx] " Chris Wilson
2019-11-11 10:54   ` Mika Kuoppala
2019-11-11 10:54     ` [Intel-gfx] " Mika Kuoppala
2019-11-11 11:04     ` Chris Wilson
2019-11-11 11:04       ` [Intel-gfx] " Chris Wilson
2019-11-11 11:25       ` Mika Kuoppala
2019-11-11 11:25         ` [Intel-gfx] " Mika Kuoppala
2019-11-10 18:57 ` [PATCH 08/25] drm/i915: Show guilty context name on GPU reset Chris Wilson
2019-11-10 18:57   ` [Intel-gfx] " Chris Wilson
2019-11-11 11:26   ` Mika Kuoppala
2019-11-11 11:26     ` [Intel-gfx] " Mika Kuoppala
2019-11-10 18:57 ` [PATCH 09/25] drm/i915/icl: Refine PG_HYSTERESIS Chris Wilson
2019-11-10 18:57   ` [Intel-gfx] " Chris Wilson
2019-11-11 10:59   ` Mika Kuoppala
2019-11-11 10:59     ` [Intel-gfx] " Mika Kuoppala
2019-11-10 18:57 ` [PATCH 10/25] drm/i915/execlists: Reduce barrier on context switch to a wmb() Chris Wilson
2019-11-10 18:57   ` [Intel-gfx] " Chris Wilson
2019-11-11 13:19   ` Joonas Lahtinen
2019-11-11 13:19     ` [Intel-gfx] " Joonas Lahtinen
2019-11-10 18:57 ` [PATCH 11/25] drm/i915/gem: Silence sparse for RCU protection inside the constructor Chris Wilson
2019-11-10 18:57   ` [Intel-gfx] " Chris Wilson
2019-11-10 18:57 ` [PATCH 12/25] drm/i915/userptr: Try to acquire the page lock around set_page_dirty() Chris Wilson
2019-11-10 18:57   ` [Intel-gfx] " Chris Wilson
2019-11-10 18:57 ` [PATCH 13/25] drm/i915: Taint the kernel on dumping the GEM ftrace buffer Chris Wilson
2019-11-10 18:57   ` [Intel-gfx] " Chris Wilson
2019-11-11 12:44   ` Joonas Lahtinen
2019-11-11 12:44     ` [Intel-gfx] " Joonas Lahtinen
2019-11-10 18:57 ` [PATCH 14/25] drm/i915/selftests: Exercise parallel blit operations on a single ctx Chris Wilson
2019-11-10 18:57   ` [Intel-gfx] " Chris Wilson
2019-11-11 12:10   ` Matthew Auld
2019-11-11 12:10     ` [Intel-gfx] " Matthew Auld
2019-11-10 18:57 ` [PATCH 15/25] drm/i915/selftests: Perform some basic cycle counting of MI ops Chris Wilson
2019-11-10 18:57   ` [Intel-gfx] " Chris Wilson
2019-11-11 17:10   ` Matthew Auld
2019-11-11 17:10     ` [Intel-gfx] " Matthew Auld
2019-11-11 17:16     ` Chris Wilson
2019-11-11 17:16       ` [Intel-gfx] " Chris Wilson
2019-11-11 17:20       ` Matthew Auld [this message]
2019-11-11 17:20         ` Matthew Auld
2019-11-10 18:57 ` [PATCH 16/25] drm/i915/selftests: Mock the engine sorting for easy validation Chris Wilson
2019-11-10 18:57   ` [Intel-gfx] " Chris Wilson
2019-11-10 18:57 ` [PATCH 17/25] drm/i915/selftests: Fill all the drm_vma_manager holes Chris Wilson
2019-11-10 18:57   ` [Intel-gfx] " Chris Wilson
2019-11-11 12:01   ` Matthew Auld
2019-11-11 12:01     ` [Intel-gfx] " Matthew Auld
2019-11-11 12:09     ` Chris Wilson
2019-11-11 12:09       ` [Intel-gfx] " Chris Wilson
2019-11-10 18:57 ` [PATCH 18/25] Revert "drm/i915: use a separate context for gpu relocs" Chris Wilson
2019-11-10 18:57   ` [Intel-gfx] " Chris Wilson
2019-11-10 18:58 ` [PATCH 19/25] drm/i915: Use a ctor for TYPESAFE_BY_RCU i915_request Chris Wilson
2019-11-10 18:58   ` [Intel-gfx] " Chris Wilson
2019-11-10 18:58 ` [PATCH 20/25] drm/i915: Drop GEM context as a direct link from i915_request Chris Wilson
2019-11-10 18:58   ` [Intel-gfx] " Chris Wilson
2019-11-10 18:58 ` [PATCH 21/25] drm/i915: Push the use-semaphore marker onto the intel_context Chris Wilson
2019-11-10 18:58   ` [Intel-gfx] " Chris Wilson
2019-11-10 18:58 ` [PATCH 22/25] drm/i915: Remove i915->kernel_context Chris Wilson
2019-11-10 18:58   ` [Intel-gfx] " Chris Wilson
2019-11-10 18:58 ` [PATCH 23/25] drm/i915: Move i915_gem_init_contexts() earlier Chris Wilson
2019-11-10 18:58   ` [Intel-gfx] " Chris Wilson
2019-11-10 18:58 ` [PATCH 24/25] drm/i915/uc: Use an internal buffer for firmware images Chris Wilson
2019-11-10 18:58   ` [Intel-gfx] " Chris Wilson
2019-11-10 18:58 ` [PATCH 25/25] drm/i915/gt: Pull GT initialisation under intel_gt_init() Chris Wilson
2019-11-10 18:58   ` [Intel-gfx] " Chris Wilson
2019-11-10 19:20 ` ✗ Fi.CI.CHECKPATCH: warning for series starting with [01/25] drm/i915: Protect context while grabbing its name for the request Patchwork
2019-11-10 19:20   ` [Intel-gfx] " Patchwork
2019-11-10 19:40 ` ✓ Fi.CI.BAT: success " Patchwork
2019-11-10 19:40   ` [Intel-gfx] " Patchwork
2019-11-11 15:34 ` ✗ Fi.CI.IGT: failure " Patchwork
2019-11-11 15:34   ` [Intel-gfx] " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=CAM0jSHPCd6mbw4bc85ax-5ghnP3EMVc7VpCVsmJTD452uTeCeQ@mail.gmail.com \
    --to=matthew.william.auld@gmail.com \
    --cc=anna.karas@intel.com \
    --cc=chris@chris-wilson.co.uk \
    --cc=intel-gfx@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.