From: Alexandre TORGUE <alexandre.torgue@foss.st.com> To: Grzegorz Szymaszek <gszymaszek@short.pl>, Maxime Coquelin <mcoquelin.stm32@gmail.com>, Ahmad Fatoum <a.fatoum@pengutronix.de>, Marcin Sloniewski <marcin.sloniewski@gmail.com>, Rob Herring <robh+dt@kernel.org>, <devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org>, <linux-stm32@st-md-mailman.stormreply.com> Subject: Re: [PATCH v2] ARM: dts: stm32: add a new DCMI pins group Date: Thu, 10 Jun 2021 15:35:40 +0200 [thread overview] Message-ID: <0b37872e-4ae9-acd6-5698-b188ad38bb8a@foss.st.com> (raw) In-Reply-To: <YLj2emwxhAVVOeIo@nx64de-df6d00> Hi On 6/3/21 5:34 PM, Grzegorz Szymaszek wrote: > The Seeed Odyssey-STM32MP157C board has a 20-pin DVP camera output. > stm32mp15-pinctrl.dtsi contained one pin state definition for the DCMI > interface, dcmi-0, AKA phandle dcmi_pins_a. This definition was > incompatible with the pins used on the Odyssey board, where: > - there are 8 data pins instead of 12, > - DCMI_HSYNC is available at PA4 instead of PH8, > - DCMI_D0 is at PC6 instead of PH9, > - DCMI_D3 is at PE1 instead of PH12, > - DCMI_D4 is at PE11 instead of PH14, > - DCMI_D5 is at PD3 instead of PI4, > - DCMI_D6 is at PE13 instead of PB8, > - DCMI_D7 is at PB9 instead of PE6. > > Add the DCMI pins used on the Odyssey board as a new DCMI pin state > definition, dcmi-1, AKA phandle dcmi_pins_b. > > Signed-off-by: Grzegorz Szymaszek <gszymaszek@short.pl> > --- > V1 -> V2: Removed the pinctrl override from the Odyssey device tree, > added a new pinctrl in stm32mp15-pinctrl.dtsi instead > > arch/arm/boot/dts/stm32mp15-pinctrl.dtsi | 33 ++++++++++++++++++++++++ > 1 file changed, 33 insertions(+) > Applied on stm32-next. I just updated the commit title by "ARM: dts: stm32: add a new DCMI pins group on stm32mp15" Thanks. Alex > diff --git a/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi b/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi > index 060baa8b7e9d..5b60ecbd718f 100644 > --- a/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi > +++ b/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi > @@ -118,6 +118,39 @@ pins { > }; > }; > > + dcmi_pins_b: dcmi-1 { > + pins { > + pinmux = <STM32_PINMUX('A', 4, AF13)>,/* DCMI_HSYNC */ > + <STM32_PINMUX('B', 7, AF13)>,/* DCMI_VSYNC */ > + <STM32_PINMUX('A', 6, AF13)>,/* DCMI_PIXCLK */ > + <STM32_PINMUX('C', 6, AF13)>,/* DCMI_D0 */ > + <STM32_PINMUX('H', 10, AF13)>,/* DCMI_D1 */ > + <STM32_PINMUX('H', 11, AF13)>,/* DCMI_D2 */ > + <STM32_PINMUX('E', 1, AF13)>,/* DCMI_D3 */ > + <STM32_PINMUX('E', 11, AF13)>,/* DCMI_D4 */ > + <STM32_PINMUX('D', 3, AF13)>,/* DCMI_D5 */ > + <STM32_PINMUX('E', 13, AF13)>,/* DCMI_D6 */ > + <STM32_PINMUX('B', 9, AF13)>;/* DCMI_D7 */ > + bias-disable; > + }; > + }; > + > + dcmi_sleep_pins_b: dcmi-sleep-1 { > + pins { > + pinmux = <STM32_PINMUX('A', 4, ANALOG)>,/* DCMI_HSYNC */ > + <STM32_PINMUX('B', 7, ANALOG)>,/* DCMI_VSYNC */ > + <STM32_PINMUX('A', 6, ANALOG)>,/* DCMI_PIXCLK */ > + <STM32_PINMUX('C', 6, ANALOG)>,/* DCMI_D0 */ > + <STM32_PINMUX('H', 10, ANALOG)>,/* DCMI_D1 */ > + <STM32_PINMUX('H', 11, ANALOG)>,/* DCMI_D2 */ > + <STM32_PINMUX('E', 1, ANALOG)>,/* DCMI_D3 */ > + <STM32_PINMUX('E', 11, ANALOG)>,/* DCMI_D4 */ > + <STM32_PINMUX('D', 3, ANALOG)>,/* DCMI_D5 */ > + <STM32_PINMUX('E', 13, ANALOG)>,/* DCMI_D6 */ > + <STM32_PINMUX('B', 9, ANALOG)>;/* DCMI_D7 */ > + }; > + }; > + > ethernet0_rgmii_pins_a: rgmii-0 { > pins1 { > pinmux = <STM32_PINMUX('G', 5, AF11)>, /* ETH_RGMII_CLK125 */ >
WARNING: multiple messages have this Message-ID (diff)
From: Alexandre TORGUE <alexandre.torgue@foss.st.com> To: Grzegorz Szymaszek <gszymaszek@short.pl>, Maxime Coquelin <mcoquelin.stm32@gmail.com>, Ahmad Fatoum <a.fatoum@pengutronix.de>, Marcin Sloniewski <marcin.sloniewski@gmail.com>, Rob Herring <robh+dt@kernel.org>, <devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org>, <linux-stm32@st-md-mailman.stormreply.com> Subject: Re: [PATCH v2] ARM: dts: stm32: add a new DCMI pins group Date: Thu, 10 Jun 2021 15:35:40 +0200 [thread overview] Message-ID: <0b37872e-4ae9-acd6-5698-b188ad38bb8a@foss.st.com> (raw) In-Reply-To: <YLj2emwxhAVVOeIo@nx64de-df6d00> Hi On 6/3/21 5:34 PM, Grzegorz Szymaszek wrote: > The Seeed Odyssey-STM32MP157C board has a 20-pin DVP camera output. > stm32mp15-pinctrl.dtsi contained one pin state definition for the DCMI > interface, dcmi-0, AKA phandle dcmi_pins_a. This definition was > incompatible with the pins used on the Odyssey board, where: > - there are 8 data pins instead of 12, > - DCMI_HSYNC is available at PA4 instead of PH8, > - DCMI_D0 is at PC6 instead of PH9, > - DCMI_D3 is at PE1 instead of PH12, > - DCMI_D4 is at PE11 instead of PH14, > - DCMI_D5 is at PD3 instead of PI4, > - DCMI_D6 is at PE13 instead of PB8, > - DCMI_D7 is at PB9 instead of PE6. > > Add the DCMI pins used on the Odyssey board as a new DCMI pin state > definition, dcmi-1, AKA phandle dcmi_pins_b. > > Signed-off-by: Grzegorz Szymaszek <gszymaszek@short.pl> > --- > V1 -> V2: Removed the pinctrl override from the Odyssey device tree, > added a new pinctrl in stm32mp15-pinctrl.dtsi instead > > arch/arm/boot/dts/stm32mp15-pinctrl.dtsi | 33 ++++++++++++++++++++++++ > 1 file changed, 33 insertions(+) > Applied on stm32-next. I just updated the commit title by "ARM: dts: stm32: add a new DCMI pins group on stm32mp15" Thanks. Alex > diff --git a/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi b/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi > index 060baa8b7e9d..5b60ecbd718f 100644 > --- a/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi > +++ b/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi > @@ -118,6 +118,39 @@ pins { > }; > }; > > + dcmi_pins_b: dcmi-1 { > + pins { > + pinmux = <STM32_PINMUX('A', 4, AF13)>,/* DCMI_HSYNC */ > + <STM32_PINMUX('B', 7, AF13)>,/* DCMI_VSYNC */ > + <STM32_PINMUX('A', 6, AF13)>,/* DCMI_PIXCLK */ > + <STM32_PINMUX('C', 6, AF13)>,/* DCMI_D0 */ > + <STM32_PINMUX('H', 10, AF13)>,/* DCMI_D1 */ > + <STM32_PINMUX('H', 11, AF13)>,/* DCMI_D2 */ > + <STM32_PINMUX('E', 1, AF13)>,/* DCMI_D3 */ > + <STM32_PINMUX('E', 11, AF13)>,/* DCMI_D4 */ > + <STM32_PINMUX('D', 3, AF13)>,/* DCMI_D5 */ > + <STM32_PINMUX('E', 13, AF13)>,/* DCMI_D6 */ > + <STM32_PINMUX('B', 9, AF13)>;/* DCMI_D7 */ > + bias-disable; > + }; > + }; > + > + dcmi_sleep_pins_b: dcmi-sleep-1 { > + pins { > + pinmux = <STM32_PINMUX('A', 4, ANALOG)>,/* DCMI_HSYNC */ > + <STM32_PINMUX('B', 7, ANALOG)>,/* DCMI_VSYNC */ > + <STM32_PINMUX('A', 6, ANALOG)>,/* DCMI_PIXCLK */ > + <STM32_PINMUX('C', 6, ANALOG)>,/* DCMI_D0 */ > + <STM32_PINMUX('H', 10, ANALOG)>,/* DCMI_D1 */ > + <STM32_PINMUX('H', 11, ANALOG)>,/* DCMI_D2 */ > + <STM32_PINMUX('E', 1, ANALOG)>,/* DCMI_D3 */ > + <STM32_PINMUX('E', 11, ANALOG)>,/* DCMI_D4 */ > + <STM32_PINMUX('D', 3, ANALOG)>,/* DCMI_D5 */ > + <STM32_PINMUX('E', 13, ANALOG)>,/* DCMI_D6 */ > + <STM32_PINMUX('B', 9, ANALOG)>;/* DCMI_D7 */ > + }; > + }; > + > ethernet0_rgmii_pins_a: rgmii-0 { > pins1 { > pinmux = <STM32_PINMUX('G', 5, AF11)>, /* ETH_RGMII_CLK125 */ > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2021-06-10 13:36 UTC|newest] Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-06-03 14:23 [PATCH] ARM: dts: stm32: set stm32mp157c-odyssey DCMI pins Grzegorz Szymaszek 2021-06-03 14:23 ` Grzegorz Szymaszek 2021-06-03 14:26 ` Ahmad Fatoum 2021-06-03 14:26 ` Ahmad Fatoum 2021-06-03 14:49 ` Grzegorz Szymaszek 2021-06-03 14:49 ` Grzegorz Szymaszek 2021-06-03 14:58 ` Ahmad Fatoum 2021-06-03 14:58 ` Ahmad Fatoum 2021-06-03 15:34 ` [PATCH v2] ARM: dts: stm32: add a new DCMI pins group Grzegorz Szymaszek 2021-06-03 15:34 ` Grzegorz Szymaszek 2021-06-10 13:35 ` Alexandre TORGUE [this message] 2021-06-10 13:35 ` Alexandre TORGUE
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=0b37872e-4ae9-acd6-5698-b188ad38bb8a@foss.st.com \ --to=alexandre.torgue@foss.st.com \ --cc=a.fatoum@pengutronix.de \ --cc=devicetree@vger.kernel.org \ --cc=gszymaszek@short.pl \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-stm32@st-md-mailman.stormreply.com \ --cc=marcin.sloniewski@gmail.com \ --cc=mcoquelin.stm32@gmail.com \ --cc=robh+dt@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.