* [PATCH REPOST] perf event, POWER 6: L1 cache read and write access event code fix]
@ 2011-09-28 21:23 Carl E. Love
2011-09-29 4:06 ` Paul Mackerras
2011-09-29 7:04 ` Benjamin Herrenschmidt
0 siblings, 2 replies; 4+ messages in thread
From: Carl E. Love @ 2011-09-28 21:23 UTC (permalink / raw)
To: pmac, bherren, linuxppc-dev
Ben, Paul:
I posted this patch to lkml but did not copy the linuxppc-dev@ozlabs.org
mailing list.
Carl Love
---------------------------------------------------------------------
The current L1 cache read event code 0x80082 only counts for thread 0. The
event code 0x280030 should be used to count events on thread 0 and 1. The
patch fixes the event code for the L1 cache read.
The current L1 cache write event code 0x80086 only counts for thread 0. The
event code 0x180032 should be used to count events on thread 0 and 1. The
patch fixes the event code for the L1 cache write.
FYI, the documentation lists three event codes for the L1 cache read event
and three event codes for the L1 cache write event. The event description
for the event codes is as follows:
L1 cache read requests 0x80082 LSU 0 only
L1 cache read requests 0x8008A LSU 1 only
L1 cache read requests 0x80030 LSU 1 or LSU 0, counter 2 only.
L1 cache store requests 0x80086 LSU 0 only
L1 cache store requests 0x8008E LSU 1 only
L1 cache store requests 0x80032 LSU 0 or LSU 1, counter 1 only.
There can only be one request from either LSU 0 or 1 active at a time.
Signed-off-by: Carl Love <cel@us.ibm.com>
---
arch/powerpc/kernel/power6-pmu.c | 4 ++--
1 files changed, 2 insertions(+), 2 deletions(-)
diff --git a/arch/powerpc/kernel/power6-pmu.c b/arch/powerpc/kernel/power6-pmu.c
index 03b95e2..0bbc901 100644
--- a/arch/powerpc/kernel/power6-pmu.c
+++ b/arch/powerpc/kernel/power6-pmu.c
@@ -487,8 +487,8 @@ static int power6_generic_events[] = {
*/
static int power6_cache_events[C(MAX)][C(OP_MAX)][C(RESULT_MAX)] = {
[C(L1D)] = { /* RESULT_ACCESS RESULT_MISS */
- [C(OP_READ)] = { 0x80082, 0x80080 },
- [C(OP_WRITE)] = { 0x80086, 0x80088 },
+ [C(OP_READ)] = { 0x280030, 0x80080 },
+ [C(OP_WRITE)] = { 0x180032, 0x80088 },
[C(OP_PREFETCH)] = { 0x810a4, 0 },
},
[C(L1I)] = { /* RESULT_ACCESS RESULT_MISS */
^ permalink raw reply related [flat|nested] 4+ messages in thread
* Re: [PATCH REPOST] perf event, POWER 6: L1 cache read and write access event code fix]
2011-09-28 21:23 [PATCH REPOST] perf event, POWER 6: L1 cache read and write access event code fix] Carl E. Love
@ 2011-09-29 4:06 ` Paul Mackerras
2011-09-29 7:04 ` Benjamin Herrenschmidt
1 sibling, 0 replies; 4+ messages in thread
From: Paul Mackerras @ 2011-09-29 4:06 UTC (permalink / raw)
To: Carl E. Love; +Cc: linuxppc-dev, bherren, pmac
On Wed, Sep 28, 2011 at 02:23:33PM -0700, Carl E. Love wrote:
> The current L1 cache read event code 0x80082 only counts for thread 0. The
> event code 0x280030 should be used to count events on thread 0 and 1. The
> patch fixes the event code for the L1 cache read.
>
> The current L1 cache write event code 0x80086 only counts for thread 0. The
> event code 0x180032 should be used to count events on thread 0 and 1. The
> patch fixes the event code for the L1 cache write.
Acked-by: Paul Mackerras <paulus@samba.org>
^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: [PATCH REPOST] perf event, POWER 6: L1 cache read and write access event code fix]
2011-09-28 21:23 [PATCH REPOST] perf event, POWER 6: L1 cache read and write access event code fix] Carl E. Love
2011-09-29 4:06 ` Paul Mackerras
@ 2011-09-29 7:04 ` Benjamin Herrenschmidt
1 sibling, 0 replies; 4+ messages in thread
From: Benjamin Herrenschmidt @ 2011-09-29 7:04 UTC (permalink / raw)
To: Carl E. Love; +Cc: linuxppc-dev, Benjamin Herrenschmidt, Paul Mackerras
On Wed, 2011-09-28 at 14:23 -0700, Carl E. Love wrote:
> Ben, Paul:
>
> I posted this patch to lkml but did not copy the linuxppc-dev@ozlabs.org
> mailing list.
Patch is also completely damaged. I'm fixing it up myself this time
around but by now you should know how to send patches correctly :-(
Ben.
> Carl Love
> ---------------------------------------------------------------------
>
> The current L1 cache read event code 0x80082 only counts for thread 0. The
> event code 0x280030 should be used to count events on thread 0 and 1. The
> patch fixes the event code for the L1 cache read.
>
> The current L1 cache write event code 0x80086 only counts for thread 0. The
> event code 0x180032 should be used to count events on thread 0 and 1. The
> patch fixes the event code for the L1 cache write.
>
> FYI, the documentation lists three event codes for the L1 cache read event
> and three event codes for the L1 cache write event. The event description
> for the event codes is as follows:
>
> L1 cache read requests 0x80082 LSU 0 only
> L1 cache read requests 0x8008A LSU 1 only
> L1 cache read requests 0x80030 LSU 1 or LSU 0, counter 2 only.
>
> L1 cache store requests 0x80086 LSU 0 only
> L1 cache store requests 0x8008E LSU 1 only
> L1 cache store requests 0x80032 LSU 0 or LSU 1, counter 1 only.
>
> There can only be one request from either LSU 0 or 1 active at a time.
>
> Signed-off-by: Carl Love <cel@us.ibm.com>
> ---
> arch/powerpc/kernel/power6-pmu.c | 4 ++--
> 1 files changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/arch/powerpc/kernel/power6-pmu.c b/arch/powerpc/kernel/power6-pmu.c
> index 03b95e2..0bbc901 100644
> --- a/arch/powerpc/kernel/power6-pmu.c
> +++ b/arch/powerpc/kernel/power6-pmu.c
> @@ -487,8 +487,8 @@ static int power6_generic_events[] = {
> */
> static int power6_cache_events[C(MAX)][C(OP_MAX)][C(RESULT_MAX)] = {
> [C(L1D)] = { /* RESULT_ACCESS RESULT_MISS */
> - [C(OP_READ)] = { 0x80082, 0x80080 },
> - [C(OP_WRITE)] = { 0x80086, 0x80088 },
> + [C(OP_READ)] = { 0x280030, 0x80080 },
> + [C(OP_WRITE)] = { 0x180032, 0x80088 },
> [C(OP_PREFETCH)] = { 0x810a4, 0 },
> },
> [C(L1I)] = { /* RESULT_ACCESS RESULT_MISS */
>
>
^ permalink raw reply [flat|nested] 4+ messages in thread
* [PATCH REPOST] perf event, POWER 6: L1 cache read and write access event code fix]
@ 2011-09-23 23:45 Carl E. Love
0 siblings, 0 replies; 4+ messages in thread
From: Carl E. Love @ 2011-09-23 23:45 UTC (permalink / raw)
To: linux-kernel, pmac, bherren, mingo, peterz, cel
Ben, Paul, Peter, Ingo:
I posted this patch earlier this week. I seemed to have missed copying
the message directly to each of you. I have not seen anything on the
mailing list so I thought it best to repost the patch. Thanks.
Carl Love
---------------------------------------------------------------------
The current L1 cache read event code 0x80082 only counts for thread 0. The
event code 0x280030 should be used to count events on thread 0 and 1. The
patch fixes the event code for the L1 cache read.
The current L1 cache write event code 0x80086 only counts for thread 0. The
event code 0x180032 should be used to count events on thread 0 and 1. The
patch fixes the event code for the L1 cache write.
FYI, the documentation lists three event codes for the L1 cache read event
and three event codes for the L1 cache write event. The event description
for the event codes is as follows:
L1 cache read requests 0x80082 LSU 0 only
L1 cache read requests 0x8008A LSU 1 only
L1 cache read requests 0x80030 LSU 1 or LSU 0, counter 2 only.
L1 cache store requests 0x80086 LSU 0 only
L1 cache store requests 0x8008E LSU 1 only
L1 cache store requests 0x80032 LSU 0 or LSU 1, counter 1 only.
There can only be one request from either LSU 0 or 1 active at a time.
Signed-off-by: Carl Love <cel@us.ibm.com>
---
arch/powerpc/kernel/power6-pmu.c | 4 ++--
1 files changed, 2 insertions(+), 2 deletions(-)
diff --git a/arch/powerpc/kernel/power6-pmu.c b/arch/powerpc/kernel/power6-pmu.c
index 03b95e2..0bbc901 100644
--- a/arch/powerpc/kernel/power6-pmu.c
+++ b/arch/powerpc/kernel/power6-pmu.c
@@ -487,8 +487,8 @@ static int power6_generic_events[] = {
*/
static int power6_cache_events[C(MAX)][C(OP_MAX)][C(RESULT_MAX)] = {
[C(L1D)] = { /* RESULT_ACCESS RESULT_MISS */
- [C(OP_READ)] = { 0x80082, 0x80080 },
- [C(OP_WRITE)] = { 0x80086, 0x80088 },
+ [C(OP_READ)] = { 0x280030, 0x80080 },
+ [C(OP_WRITE)] = { 0x180032, 0x80088 },
[C(OP_PREFETCH)] = { 0x810a4, 0 },
},
[C(L1I)] = { /* RESULT_ACCESS RESULT_MISS */
^ permalink raw reply related [flat|nested] 4+ messages in thread
end of thread, other threads:[~2011-09-29 7:05 UTC | newest]
Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2011-09-28 21:23 [PATCH REPOST] perf event, POWER 6: L1 cache read and write access event code fix] Carl E. Love
2011-09-29 4:06 ` Paul Mackerras
2011-09-29 7:04 ` Benjamin Herrenschmidt
-- strict thread matches above, loose matches on Subject: below --
2011-09-23 23:45 Carl E. Love
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.