All of lore.kernel.org
 help / color / mirror / Atom feed
From: Paul Burton <paul.burton-1AXoQHu6uovQT0dZR+AlfA@public.gmane.org>
To: linux-mips-6z/3iImG2C8G8FEW9MqTrA@public.gmane.org
Cc: Paul Burton <paul.burton-1AXoQHu6uovQT0dZR+AlfA@public.gmane.org>,
	Lars-Peter Clausen <lars-Qo5EllUWu/uELgA04lAiVw@public.gmane.org>,
	devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
Subject: [PATCH 31/36] devicetree: document ingenic,jz4780-intc binding
Date: Sun, 18 Jan 2015 14:42:25 -0800	[thread overview]
Message-ID: <1421620945-25502-1-git-send-email-paul.burton@imgtec.com> (raw)
In-Reply-To: <1421620067-23933-1-git-send-email-paul.burton-1AXoQHu6uovQT0dZR+AlfA@public.gmane.org>

Add binding documentation for the Ingenic jz4780 interrupt controller.

Signed-off-by: Paul Burton <paul.burton-1AXoQHu6uovQT0dZR+AlfA@public.gmane.org>
Cc: Lars-Peter Clausen <lars-Qo5EllUWu/uELgA04lAiVw@public.gmane.org>
Cc: devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
---
 .../interrupt-controller/ingenic,jz4780-intc.txt   | 24 ++++++++++++++++++++++
 1 file changed, 24 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ingenic,jz4780-intc.txt

diff --git a/Documentation/devicetree/bindings/interrupt-controller/ingenic,jz4780-intc.txt b/Documentation/devicetree/bindings/interrupt-controller/ingenic,jz4780-intc.txt
new file mode 100644
index 0000000..c6164d9
--- /dev/null
+++ b/Documentation/devicetree/bindings/interrupt-controller/ingenic,jz4780-intc.txt
@@ -0,0 +1,24 @@
+Ingenic jz4780 SoC Interrupt Controller
+
+Required properties:
+
+- compatible : should be "ingenic,jz4780-intc"
+- reg : Specifies base physical address and size of the registers.
+- interrupt-controller : Identifies the node as an interrupt controller
+- #interrupt-cells : Specifies the number of cells needed to encode an
+  interrupt source. The value shall be 1.
+- interrupt-parent: phandle of the CPU interrupt controller.
+- interrupts - Specifies the CPU interrupt the controller is connected to.
+
+Example:
+
+intc: intc@10001000 {
+	compatible = "ingenic,jz4780-intc";
+	reg = <0x10001000 0x50>;
+
+	interrupt-controller;
+	#interrupt-cells = <1>;
+
+	interrupt-parent = <&cpuintc>;
+	interrupts = <2>;
+};
-- 
2.2.1

--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

WARNING: multiple messages have this Message-ID (diff)
From: Paul Burton <paul.burton@imgtec.com>
To: <linux-mips@linux-mips.org>
Cc: Paul Burton <paul.burton@imgtec.com>,
	Lars-Peter Clausen <lars@metafoo.de>,
	<devicetree@vger.kernel.org>
Subject: [PATCH 31/36] devicetree: document ingenic,jz4780-intc binding
Date: Sun, 18 Jan 2015 14:42:25 -0800	[thread overview]
Message-ID: <1421620945-25502-1-git-send-email-paul.burton@imgtec.com> (raw)
In-Reply-To: <1421620067-23933-1-git-send-email-paul.burton@imgtec.com>

Add binding documentation for the Ingenic jz4780 interrupt controller.

Signed-off-by: Paul Burton <paul.burton@imgtec.com>
Cc: Lars-Peter Clausen <lars@metafoo.de>
Cc: devicetree@vger.kernel.org
---
 .../interrupt-controller/ingenic,jz4780-intc.txt   | 24 ++++++++++++++++++++++
 1 file changed, 24 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ingenic,jz4780-intc.txt

diff --git a/Documentation/devicetree/bindings/interrupt-controller/ingenic,jz4780-intc.txt b/Documentation/devicetree/bindings/interrupt-controller/ingenic,jz4780-intc.txt
new file mode 100644
index 0000000..c6164d9
--- /dev/null
+++ b/Documentation/devicetree/bindings/interrupt-controller/ingenic,jz4780-intc.txt
@@ -0,0 +1,24 @@
+Ingenic jz4780 SoC Interrupt Controller
+
+Required properties:
+
+- compatible : should be "ingenic,jz4780-intc"
+- reg : Specifies base physical address and size of the registers.
+- interrupt-controller : Identifies the node as an interrupt controller
+- #interrupt-cells : Specifies the number of cells needed to encode an
+  interrupt source. The value shall be 1.
+- interrupt-parent: phandle of the CPU interrupt controller.
+- interrupts - Specifies the CPU interrupt the controller is connected to.
+
+Example:
+
+intc: intc@10001000 {
+	compatible = "ingenic,jz4780-intc";
+	reg = <0x10001000 0x50>;
+
+	interrupt-controller;
+	#interrupt-cells = <1>;
+
+	interrupt-parent = <&cpuintc>;
+	interrupts = <2>;
+};
-- 
2.2.1

WARNING: multiple messages have this Message-ID (diff)
From: Paul Burton <paul.burton@imgtec.com>
To: linux-mips@linux-mips.org
Cc: Paul Burton <paul.burton@imgtec.com>,
	Lars-Peter Clausen <lars@metafoo.de>,
	devicetree@vger.kernel.org
Subject: [PATCH 31/36] devicetree: document ingenic,jz4780-intc binding
Date: Sun, 18 Jan 2015 14:42:25 -0800	[thread overview]
Message-ID: <1421620945-25502-1-git-send-email-paul.burton@imgtec.com> (raw)
Message-ID: <20150118224225.MIFsxxYjMGaCT_q5sPGFQobVEo8hxdZqbY2v77OeQho@z> (raw)
In-Reply-To: <1421620067-23933-1-git-send-email-paul.burton@imgtec.com>

Add binding documentation for the Ingenic jz4780 interrupt controller.

Signed-off-by: Paul Burton <paul.burton@imgtec.com>
Cc: Lars-Peter Clausen <lars@metafoo.de>
Cc: devicetree@vger.kernel.org
---
 .../interrupt-controller/ingenic,jz4780-intc.txt   | 24 ++++++++++++++++++++++
 1 file changed, 24 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ingenic,jz4780-intc.txt

diff --git a/Documentation/devicetree/bindings/interrupt-controller/ingenic,jz4780-intc.txt b/Documentation/devicetree/bindings/interrupt-controller/ingenic,jz4780-intc.txt
new file mode 100644
index 0000000..c6164d9
--- /dev/null
+++ b/Documentation/devicetree/bindings/interrupt-controller/ingenic,jz4780-intc.txt
@@ -0,0 +1,24 @@
+Ingenic jz4780 SoC Interrupt Controller
+
+Required properties:
+
+- compatible : should be "ingenic,jz4780-intc"
+- reg : Specifies base physical address and size of the registers.
+- interrupt-controller : Identifies the node as an interrupt controller
+- #interrupt-cells : Specifies the number of cells needed to encode an
+  interrupt source. The value shall be 1.
+- interrupt-parent: phandle of the CPU interrupt controller.
+- interrupts - Specifies the CPU interrupt the controller is connected to.
+
+Example:
+
+intc: intc@10001000 {
+	compatible = "ingenic,jz4780-intc";
+	reg = <0x10001000 0x50>;
+
+	interrupt-controller;
+	#interrupt-cells = <1>;
+
+	interrupt-parent = <&cpuintc>;
+	interrupts = <2>;
+};
-- 
2.2.1

  parent reply	other threads:[~2015-01-18 22:42 UTC|newest]

Thread overview: 96+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2015-01-18 22:27 [PATCH 00/36] jz4780 & CI20 support Paul Burton
2015-01-18 22:27 ` Paul Burton
2015-01-18 22:27 ` [PATCH 02/36] MIPS: jz4740: require & include DT Paul Burton
2015-01-18 22:27   ` Paul Burton
2015-01-18 22:27 ` [PATCH 03/36] MIPS: irq_cpu: declare irqchip table entry Paul Burton
2015-01-18 22:27   ` Paul Burton
2015-01-18 22:27 ` [PATCH 04/36] MIPS: jz4740: probe CPU interrupt controller via DT Paul Burton
2015-01-18 22:27   ` Paul Burton
2015-01-18 22:27 ` [PATCH 05/36] MIPS: jz4740: use generic plat_irq_dispatch Paul Burton
2015-01-18 22:27   ` Paul Burton
2015-01-18 22:27 ` [PATCH 06/36] MIPS: jz4740: move arch_init_irq out of arch/mips/jz4740/irq.c Paul Burton
2015-01-18 22:27   ` Paul Burton
2015-01-18 22:27 ` [PATCH 08/36] MIPS: jz4740: allow interrupt controller probe via DT Paul Burton
2015-01-18 22:27   ` Paul Burton
2015-01-18 22:27 ` [PATCH 09/36] MIPS: jz4740: probe interrupt controller " Paul Burton
2015-01-18 22:27   ` Paul Burton
2015-01-18 22:27 ` [PATCH 10/36] MIPS: jz4740: remove non-DT interrupt controller init Paul Burton
2015-01-18 22:27   ` Paul Burton
2015-01-18 22:27 ` [PATCH 11/36] MIPS: jz4740: register an irq_domain for the interrupt controller Paul Burton
2015-01-18 22:27   ` Paul Burton
2015-01-18 22:27 ` [PATCH 12/36] MIPS: jz4740: call jz4740_clock_init earlier Paul Burton
2015-01-18 22:27   ` Paul Burton
2015-01-18 22:27 ` [PATCH 13/36] MIPS: jz4740: replace use of jz4740_clock_bdata Paul Burton
2015-01-18 22:27   ` Paul Burton
2015-01-18 22:27 ` [PATCH 14/36] clk: jz47xx-cgu: add driver for Ingenic jz47xx series CGU clocks Paul Burton
2015-01-18 22:27   ` Paul Burton
2015-01-18 22:36 ` [PATCH 16/36] MIPS,clk: migrate jz4740 to common clock framework Paul Burton
2015-01-18 22:36   ` Paul Burton
2015-01-25 18:23   ` Lars-Peter Clausen
2015-01-18 22:39 ` [PATCH 17/36] MIPS,clk: move jz4740_clock_set_wait_mode to jz4740-cgu Paul Burton
2015-01-18 22:39   ` Paul Burton
2015-01-18 22:39 ` [PATCH 18/36] MIPS,clk: move jz4740 UDC auto suspend functions " Paul Burton
2015-01-18 22:39   ` Paul Burton
2015-01-18 22:39 ` [PATCH 19/36] MIPS,clk: move jz4740 clock suspend,resume " Paul Burton
2015-01-18 22:39   ` Paul Burton
2015-01-18 22:40 ` [PATCH 20/36] MIPS: jz4740: remove clock.h Paul Burton
2015-01-18 22:40   ` Paul Burton
2015-01-18 22:40 ` [PATCH 21/36] MIPS: jz4740: only detect RAM size if not specified in DT Paul Burton
2015-01-18 22:40   ` Paul Burton
2015-01-18 22:40 ` [PATCH 22/36] MIPS: jz4740: support >32 interrupts Paul Burton
2015-01-18 22:40   ` Paul Burton
2015-01-18 22:40 ` [PATCH 23/36] MIPS: jz4740: define IRQ numbers based on number of intc IRQs Paul Burton
2015-01-18 22:40   ` Paul Burton
2015-01-25 18:28   ` Lars-Peter Clausen
     [not found] ` <1421620067-23933-1-git-send-email-paul.burton-1AXoQHu6uovQT0dZR+AlfA@public.gmane.org>
2015-01-18 22:27   ` [PATCH 01/36] devicetree/bindings: add Ingenic Semiconductor vendor prefix Paul Burton
2015-01-18 22:27     ` Paul Burton
2015-01-18 22:27     ` Paul Burton
2015-01-18 22:27   ` [PATCH 07/36] devicetree: document ingenic,jz4740-intc binding Paul Burton
2015-01-18 22:27     ` Paul Burton
2015-01-18 22:27     ` Paul Burton
     [not found]     ` <1421620067-23933-8-git-send-email-paul.burton-1AXoQHu6uovQT0dZR+AlfA@public.gmane.org>
2015-01-19 11:54       ` Sergei Shtylyov
2015-01-19 11:54         ` Sergei Shtylyov
2015-01-18 22:27   ` [PATCH 15/36] devicetree: add ingenic,jz4740-cgu binding documentation Paul Burton
2015-01-18 22:27     ` Paul Burton
2015-01-18 22:27     ` Paul Burton
2015-01-18 22:40   ` [PATCH 24/36] devicetree: document ingenic,jz4740-uart binding Paul Burton
2015-01-18 22:40     ` Paul Burton
2015-01-18 22:40     ` Paul Burton
2015-01-18 22:41   ` [PATCH 25/36] devicetree: document ingenic,jz4780-uart binding Paul Burton
2015-01-18 22:41     ` Paul Burton
2015-01-18 22:41     ` Paul Burton
     [not found]     ` <1421620869-25063-1-git-send-email-paul.burton-1AXoQHu6uovQT0dZR+AlfA@public.gmane.org>
2015-01-25 18:17       ` Lars-Peter Clausen
2015-01-25 18:17         ` Lars-Peter Clausen
2015-01-18 22:41   ` [PATCH 29/36] devicetree: add ingenic,jz4780-cgu binding documentation Paul Burton
2015-01-18 22:41     ` Paul Burton
2015-01-18 22:41     ` Paul Burton
2015-01-18 22:42   ` Paul Burton [this message]
2015-01-18 22:42     ` [PATCH 31/36] devicetree: document ingenic,jz4780-intc binding Paul Burton
2015-01-18 22:42     ` Paul Burton
2015-01-19 12:08     ` Sergei Shtylyov
2015-01-25 18:15     ` Lars-Peter Clausen
2015-01-18 22:41 ` [PATCH 26/36] serial: 8250_jz47xx: support for Ingenic jz47xx UARTs Paul Burton
2015-01-18 22:41   ` Paul Burton
2015-01-30 23:31   ` Greg Kroah-Hartman
2015-02-02 16:28     ` Zubair Lutfullah Kakakhel
2015-02-02 16:28       ` Zubair Lutfullah Kakakhel
2015-02-02 16:32       ` Greg Kroah-Hartman
2015-01-18 22:41 ` [PATCH 27/36] MIPS: allow mach-provided serial.h Paul Burton
2015-01-18 22:41   ` Paul Burton
2015-01-18 22:41 ` [PATCH 28/36] MIPS: jz4740: use jz47xx-uart & DT for UART output Paul Burton
2015-01-18 22:41   ` Paul Burton
2015-01-25 18:13   ` Lars-Peter Clausen
2015-01-18 22:42 ` [PATCH 30/36] clk: add Ingenic jz4780 CGU driver Paul Burton
2015-01-18 22:42   ` Paul Burton
2015-01-18 22:42 ` [PATCH 32/36] MIPS: jz4740: add jz4780 interrupt controller support Paul Burton
2015-01-18 22:42   ` Paul Burton
2015-01-18 22:42 ` [PATCH 33/36] MIPS: add jz4780 Ingenic vendor ID Paul Burton
2015-01-18 22:42   ` Paul Burton
2015-01-18 22:42 ` [PATCH 34/36] MIPS: initial Ingenic jz4780 support Paul Burton
2015-01-18 22:42   ` Paul Burton
2015-01-18 22:43 ` [PATCH 35/36] MIPS: initial MIPS Creator CI20 board support Paul Burton
2015-01-18 22:43   ` Paul Burton
2015-01-21  9:44   ` James Hogan
2015-01-21  9:44     ` James Hogan
2015-01-18 22:43 ` [PATCH 36/36] MIPS: allow jz4780 to be selected in Kconfig Paul Burton
2015-01-18 22:43   ` Paul Burton

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1421620945-25502-1-git-send-email-paul.burton@imgtec.com \
    --to=paul.burton-1axoqhu6uovqt0dzr+alfa@public.gmane.org \
    --cc=devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
    --cc=lars-Qo5EllUWu/uELgA04lAiVw@public.gmane.org \
    --cc=linux-mips-6z/3iImG2C8G8FEW9MqTrA@public.gmane.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.