From: Loc Ho <lho-qTEPVZfXA3Y@public.gmane.org> To: dougthompson-aS9lmoZGLiVWk0Htik3J/w@public.gmane.org, bp-Gina5bIWoIWzQB+pC5nmwQ@public.gmane.org, mchehab-JPH+aEBZ4P+UEJcrhfAQsw@public.gmane.org, robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org, mark.rutland-5wv7dgnIgG8@public.gmane.org, ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg@public.gmane.org Cc: linux-edac-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org, jcm-H+wXaHxf7aLQT0dZR+AlfA@public.gmane.org, patches-qTEPVZfXA3Y@public.gmane.org, Loc Ho <lho-qTEPVZfXA3Y@public.gmane.org> Subject: [PATCH v8 0/4] edac: Add APM X-Gene SoC memory controller EDAC driver Date: Tue, 5 May 2015 22:02:22 -0600 [thread overview] Message-ID: <1430884947-16787-1-git-send-email-lho@apm.com> (raw) This patch adds support for the APM X-Gene SoC memory controller EDAC driver for DT. v8: * Change ASM_EDAC_H to __ASM_EDAC_H in file edac.h * Add WARN_ONCE in stub function atomic_scrub * Update DTS binding documentation (with only memory controller node) * Temporary remove L1/L2, L3, and SoC driver code and update memory driver code accordingly v7: * Update binding documentation for memory controller, PMD, L3, and SoC EDAC * Change resource for PCP, CSW, MCBA, MCBB, and efuse to syscon type nodes and updae driver accordingly * Fix clearing L2 RTO register properly * Fix the MODULE_DEVICE_TABLE for OF * Update DT accordingly to binding documentation v6: * Rebase to 4.0.0-rc3 * Add memory scrub stub function and enable ARM64 EDAC support patch * Add bit definition defines for L2RTOS registers * Remove un-necessary clearing of all L1/L2 software generated registers * Remove wrong notification of LSU un-correctable error * Change L2 reporting of un-correcable error to correctable error * Change clearing of the L2C L2RTO registers * Add support for L2 HW version 1 and version 2 or above * Add support for L3 HW version 1 and version 2 or above v5: * Rebase to 3.17.rc1 (next) * Update binding documentation for additional SoC node binding resource * Enable MCU correctable and uncorrectable interrupts if not enabled by firmware * Enable top level interrupt only after all MCU registered. Otherwise, error interrupt will never get cleared by the corresponding MCU. * Remove clearing of L1 and L2 errors during initialization time. Otherwise, they will not be captured between firmware booting and error configuration. * Add capture and clearing SoC register bus errors * Add register bus resource to SoC DT node v4: * Fix PMD l1/l2 error reading address due to wrong variable type * Fix clearing of software generated and HW errors for l1/l2 v3: * Update binding documentation for PMD DT node and exampples * Add binding documentation for SoC DT node * Change MC, PMD, and L3C driver error injection to use debugfs * Add missing IRQ for MC correctable error (code and DT) * Use true/false where appropriate instead 1/0 * Add bit definition for L1 MMUESR register and fully decode this error * Remove the un-necessary dev variable from xgene_edac_pmd_ctx structure * Add check for disabled PMD (code and DT) * Switch to edac_printk instead pr_err * Some minor comments update v2: * Add EDAC entry in MAINTAINERS for APM EDAC driver * Remove the MC scrub patch * Remove the word 'Caches' from Kconfig * Change all MASK defines to use BIT(x) * Update comment or remove them * Wrap error injection code around CONFIG_EDAC_DEBUG * Change function name xgene_edac_mc_hw_init to xgene_edac_mc_irq_ctl * Change all function XXX_hw_init to XXX_hw_ctl * Fix typo 'activie' * Move calling function edac_mc_alloc after resource retrieval * Check for NULL on platform_get_resource return if reference directly * Add documentation for struct xgene_edac_pmd_ctx * Move L1 and L2 check out of function xgene_edac_pmd_check to its own functions * Use for loop for configure each CPU of an PMD * Replace /2 by >> 1 * Remove unnecessary comment on edac_device_add_device failure * Make mem_err_ip static const * Unwind EDAC register correctly if failed --- Loc Ho (5): arm64: Enable EDAC on ARM64 MAINTAINERS: Add entry for APM X-Gene SoC EDAC driver Documentation: Add documentation for the APM X-Gene SoC EDAC DTS binding edac: Add APM X-Gene SoC EDAC driver arm64: Add APM X-Gene SoC EDAC DTS entries .../devicetree/bindings/edac/apm-xgene-edac.txt | 50 ++ MAINTAINERS | 8 + arch/arm64/Kconfig | 1 + arch/arm64/boot/dts/apm/apm-storm.dtsi | 64 +++ arch/arm64/include/asm/edac.h | 28 + drivers/edac/Kconfig | 7 + drivers/edac/Makefile | 1 + drivers/edac/xgene_edac_mc.c | 552 ++++++++++++++++++++ 8 files changed, 711 insertions(+), 0 deletions(-) create mode 100644 Documentation/devicetree/bindings/edac/apm-xgene-edac.txt create mode 100644 arch/arm64/include/asm/edac.h create mode 100644 drivers/edac/xgene_edac_mc.c -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html
WARNING: multiple messages have this Message-ID (diff)
From: lho@apm.com (Loc Ho) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v8 0/4] edac: Add APM X-Gene SoC memory controller EDAC driver Date: Tue, 5 May 2015 22:02:22 -0600 [thread overview] Message-ID: <1430884947-16787-1-git-send-email-lho@apm.com> (raw) This patch adds support for the APM X-Gene SoC memory controller EDAC driver for DT. v8: * Change ASM_EDAC_H to __ASM_EDAC_H in file edac.h * Add WARN_ONCE in stub function atomic_scrub * Update DTS binding documentation (with only memory controller node) * Temporary remove L1/L2, L3, and SoC driver code and update memory driver code accordingly v7: * Update binding documentation for memory controller, PMD, L3, and SoC EDAC * Change resource for PCP, CSW, MCBA, MCBB, and efuse to syscon type nodes and updae driver accordingly * Fix clearing L2 RTO register properly * Fix the MODULE_DEVICE_TABLE for OF * Update DT accordingly to binding documentation v6: * Rebase to 4.0.0-rc3 * Add memory scrub stub function and enable ARM64 EDAC support patch * Add bit definition defines for L2RTOS registers * Remove un-necessary clearing of all L1/L2 software generated registers * Remove wrong notification of LSU un-correctable error * Change L2 reporting of un-correcable error to correctable error * Change clearing of the L2C L2RTO registers * Add support for L2 HW version 1 and version 2 or above * Add support for L3 HW version 1 and version 2 or above v5: * Rebase to 3.17.rc1 (next) * Update binding documentation for additional SoC node binding resource * Enable MCU correctable and uncorrectable interrupts if not enabled by firmware * Enable top level interrupt only after all MCU registered. Otherwise, error interrupt will never get cleared by the corresponding MCU. * Remove clearing of L1 and L2 errors during initialization time. Otherwise, they will not be captured between firmware booting and error configuration. * Add capture and clearing SoC register bus errors * Add register bus resource to SoC DT node v4: * Fix PMD l1/l2 error reading address due to wrong variable type * Fix clearing of software generated and HW errors for l1/l2 v3: * Update binding documentation for PMD DT node and exampples * Add binding documentation for SoC DT node * Change MC, PMD, and L3C driver error injection to use debugfs * Add missing IRQ for MC correctable error (code and DT) * Use true/false where appropriate instead 1/0 * Add bit definition for L1 MMUESR register and fully decode this error * Remove the un-necessary dev variable from xgene_edac_pmd_ctx structure * Add check for disabled PMD (code and DT) * Switch to edac_printk instead pr_err * Some minor comments update v2: * Add EDAC entry in MAINTAINERS for APM EDAC driver * Remove the MC scrub patch * Remove the word 'Caches' from Kconfig * Change all MASK defines to use BIT(x) * Update comment or remove them * Wrap error injection code around CONFIG_EDAC_DEBUG * Change function name xgene_edac_mc_hw_init to xgene_edac_mc_irq_ctl * Change all function XXX_hw_init to XXX_hw_ctl * Fix typo 'activie' * Move calling function edac_mc_alloc after resource retrieval * Check for NULL on platform_get_resource return if reference directly * Add documentation for struct xgene_edac_pmd_ctx * Move L1 and L2 check out of function xgene_edac_pmd_check to its own functions * Use for loop for configure each CPU of an PMD * Replace /2 by >> 1 * Remove unnecessary comment on edac_device_add_device failure * Make mem_err_ip static const * Unwind EDAC register correctly if failed --- Loc Ho (5): arm64: Enable EDAC on ARM64 MAINTAINERS: Add entry for APM X-Gene SoC EDAC driver Documentation: Add documentation for the APM X-Gene SoC EDAC DTS binding edac: Add APM X-Gene SoC EDAC driver arm64: Add APM X-Gene SoC EDAC DTS entries .../devicetree/bindings/edac/apm-xgene-edac.txt | 50 ++ MAINTAINERS | 8 + arch/arm64/Kconfig | 1 + arch/arm64/boot/dts/apm/apm-storm.dtsi | 64 +++ arch/arm64/include/asm/edac.h | 28 + drivers/edac/Kconfig | 7 + drivers/edac/Makefile | 1 + drivers/edac/xgene_edac_mc.c | 552 ++++++++++++++++++++ 8 files changed, 711 insertions(+), 0 deletions(-) create mode 100644 Documentation/devicetree/bindings/edac/apm-xgene-edac.txt create mode 100644 arch/arm64/include/asm/edac.h create mode 100644 drivers/edac/xgene_edac_mc.c
next reply other threads:[~2015-05-06 4:02 UTC|newest] Thread overview: 33+ messages / expand[flat|nested] mbox.gz Atom feed top 2015-05-06 4:02 Loc Ho [this message] 2015-05-06 4:02 ` [PATCH v8 0/4] edac: Add APM X-Gene SoC memory controller EDAC driver Loc Ho [not found] ` <1430884947-16787-1-git-send-email-lho-qTEPVZfXA3Y@public.gmane.org> 2015-05-06 4:02 ` [PATCH v8 1/5] arm64: Enable EDAC on ARM64 Loc Ho 2015-05-06 4:02 ` Loc Ho [not found] ` <1430884947-16787-2-git-send-email-lho-qTEPVZfXA3Y@public.gmane.org> 2015-05-06 4:02 ` [PATCH v8 2/5] MAINTAINERS: Add entry for APM X-Gene SoC EDAC driver Loc Ho 2015-05-06 4:02 ` Loc Ho [not found] ` <1430884947-16787-3-git-send-email-lho-qTEPVZfXA3Y@public.gmane.org> 2015-05-06 4:02 ` [PATCH v8 3/5] Documentation: Add documentation for the APM X-Gene SoC EDAC DTS binding Loc Ho 2015-05-06 4:02 ` Loc Ho [not found] ` <1430884947-16787-4-git-send-email-lho-qTEPVZfXA3Y@public.gmane.org> 2015-05-06 4:02 ` [PATCH v8 4/5] edac: Add APM X-Gene SoC memory controller EDAC driver Loc Ho 2015-05-06 4:02 ` Loc Ho [not found] ` <1430884947-16787-5-git-send-email-lho-qTEPVZfXA3Y@public.gmane.org> 2015-05-06 4:02 ` [PATCH v8 5/5] arm64: Add APM X-Gene SoC memory controller EDAC DTS entries Loc Ho 2015-05-06 4:02 ` Loc Ho 2015-05-06 4:10 ` [PATCH v8 1/5] arm64: Enable EDAC on ARM64 Jon Masters 2015-05-06 4:10 ` Jon Masters 2015-05-06 8:41 ` [PATCH v8 0/4] edac: Add APM X-Gene SoC memory controller EDAC driver Borislav Petkov 2015-05-06 8:41 ` Borislav Petkov 2015-05-06 17:00 ` Loc Ho [not found] ` <CAPw-ZT=LepJr2Smjy81yhcTANdMRw99x1vR9rMoYsnHW_P3HPg-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org> 2015-05-06 17:12 ` Borislav Petkov 2015-05-06 17:12 ` Borislav Petkov [not found] ` <20150506171242.GG22949-fF5Pk5pvG8Y@public.gmane.org> 2015-05-06 18:17 ` Loc Ho 2015-05-06 18:17 ` Loc Ho 2015-05-06 8:52 ` Arnd Bergmann 2015-05-06 8:52 ` Arnd Bergmann 2015-05-06 18:12 ` Loc Ho 2015-05-06 18:12 ` Loc Ho [not found] ` <CAPw-ZTkuZWNM9D_wJRfQq009KeL1coyYKXhqhWV+FWW6C=xRiA-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org> 2015-05-06 18:29 ` Borislav Petkov 2015-05-06 18:29 ` Borislav Petkov [not found] ` <20150506182900.GI22949-fF5Pk5pvG8Y@public.gmane.org> 2015-05-06 18:43 ` Loc Ho 2015-05-06 18:43 ` Loc Ho [not found] ` <CAPw-ZTmJ8C3KmujZJN1z21S3LFQ-TRouUeAjN0Y02HOTKAG1_g-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org> 2015-05-06 19:50 ` Arnd Bergmann 2015-05-06 19:50 ` Arnd Bergmann 2015-05-11 22:29 ` Loc Ho 2015-05-11 22:29 ` Loc Ho
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1430884947-16787-1-git-send-email-lho@apm.com \ --to=lho-qtepvzfxa3y@public.gmane.org \ --cc=bp-Gina5bIWoIWzQB+pC5nmwQ@public.gmane.org \ --cc=devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \ --cc=dougthompson-aS9lmoZGLiVWk0Htik3J/w@public.gmane.org \ --cc=ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg@public.gmane.org \ --cc=jcm-H+wXaHxf7aLQT0dZR+AlfA@public.gmane.org \ --cc=linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \ --cc=linux-edac-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \ --cc=mark.rutland-5wv7dgnIgG8@public.gmane.org \ --cc=mchehab-JPH+aEBZ4P+UEJcrhfAQsw@public.gmane.org \ --cc=patches-qTEPVZfXA3Y@public.gmane.org \ --cc=robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.