From: Ma Jun <majun258@huawei.com> To: <Catalin.Marinas@arm.com>, <linux-kernel@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <Will.Deacon@arm.com>, <mark.rutland@arm.com>, <marc.zyngier@arm.com>, <jason@lakedaemon.net>, <tglx@linutronix.de>, <lizefan@huawei.com>, <huxinwei@huawei.com> Subject: [PATCH v2 3/3] dt-binding:Documents the mbigen bindings Date: Fri, 12 Jun 2015 10:49:59 +0800 [thread overview] Message-ID: <1434077399-32200-4-git-send-email-majun258@huawei.com> (raw) In-Reply-To: <1434077399-32200-1-git-send-email-majun258@huawei.com> Add the mbigen msi interrupt controller bindings document Signed-off-by: Ma Jun <majun258@huawei.com> --- Documentation/devicetree/bindings/arm/mbigen.txt | 59 ++++++++++++++++++++++ 1 files changed, 59 insertions(+), 0 deletions(-) create mode 100644 Documentation/devicetree/bindings/arm/mbigen.txt diff --git a/Documentation/devicetree/bindings/arm/mbigen.txt b/Documentation/devicetree/bindings/arm/mbigen.txt new file mode 100644 index 0000000..c7c261b --- /dev/null +++ b/Documentation/devicetree/bindings/arm/mbigen.txt @@ -0,0 +1,59 @@ +Hisilicon mbigen device tree bindings. +======================================= + +Mbigen means: message based interrupt generator. + +MBI is kind of msi interrupt only used on Non-PCI devices. + +To reduce the wired interrupt number connected to GIC, +Hisilicon designed mbigen to collect and generate interrupt. + + +Non-pci devices can connect to mbigen and gnerate the inteerrupt +by wirtting ITS register. + +The mbigen and devices connect to mbigen have the following properties: + + +Mbigen required properties: +------------------------------------------- +-compatible: Should be "hisilicon,mbi-gen" +-msi-parent: should specified the ITS mbigen connected +-interrupt controller: Identifies the node as an interrupt controller +- #interrupt-cells : Specifies the number of cells needed to encode an + interrupt source. The value is 2 for now. + + The 1st cell is the interrupt number(Hwirq).This value depends on + the Soc design. + + The 2nd cell is the interrupt trigger type, encoded as follows: + 1 = edge triggered + 4 = level triggered + +- reg: Specifies the base physical address and size of the ITS + registers. + +Examples: + + mbigen_pa: interrupt-controller@4c030000 { + compatible = "hisilicon,mbi-gen"; + msi-parent = <&its_pa>; + interrupt-controller; + #interrupt-cells = <2>; + reg = <0x4c030000 0x10000>; + }; + +Device connect to mbigen required properties: +---------------------------------------------------- +-interrupt-parent: Specifies the mbigen node which device connected. +-interrupts:specifies the interrupt source.The first cell is hwirq num, the + second number is trigger type. + +Examples: + usb0: ehci@a1000000 { + compatible = "generic-ehci"; + interrupt-parent = <&mbigen_pa>; + reg = <0xa1000000 0x10000>; + interrupts = <20 4>; + }; + -- 1.7.1
WARNING: multiple messages have this Message-ID (diff)
From: majun258@huawei.com (Ma Jun) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 3/3] dt-binding:Documents the mbigen bindings Date: Fri, 12 Jun 2015 10:49:59 +0800 [thread overview] Message-ID: <1434077399-32200-4-git-send-email-majun258@huawei.com> (raw) In-Reply-To: <1434077399-32200-1-git-send-email-majun258@huawei.com> Add the mbigen msi interrupt controller bindings document Signed-off-by: Ma Jun <majun258@huawei.com> --- Documentation/devicetree/bindings/arm/mbigen.txt | 59 ++++++++++++++++++++++ 1 files changed, 59 insertions(+), 0 deletions(-) create mode 100644 Documentation/devicetree/bindings/arm/mbigen.txt diff --git a/Documentation/devicetree/bindings/arm/mbigen.txt b/Documentation/devicetree/bindings/arm/mbigen.txt new file mode 100644 index 0000000..c7c261b --- /dev/null +++ b/Documentation/devicetree/bindings/arm/mbigen.txt @@ -0,0 +1,59 @@ +Hisilicon mbigen device tree bindings. +======================================= + +Mbigen means: message based interrupt generator. + +MBI is kind of msi interrupt only used on Non-PCI devices. + +To reduce the wired interrupt number connected to GIC, +Hisilicon designed mbigen to collect and generate interrupt. + + +Non-pci devices can connect to mbigen and gnerate the inteerrupt +by wirtting ITS register. + +The mbigen and devices connect to mbigen have the following properties: + + +Mbigen required properties: +------------------------------------------- +-compatible: Should be "hisilicon,mbi-gen" +-msi-parent: should specified the ITS mbigen connected +-interrupt controller: Identifies the node as an interrupt controller +- #interrupt-cells : Specifies the number of cells needed to encode an + interrupt source. The value is 2 for now. + + The 1st cell is the interrupt number(Hwirq).This value depends on + the Soc design. + + The 2nd cell is the interrupt trigger type, encoded as follows: + 1 = edge triggered + 4 = level triggered + +- reg: Specifies the base physical address and size of the ITS + registers. + +Examples: + + mbigen_pa: interrupt-controller at 4c030000 { + compatible = "hisilicon,mbi-gen"; + msi-parent = <&its_pa>; + interrupt-controller; + #interrupt-cells = <2>; + reg = <0x4c030000 0x10000>; + }; + +Device connect to mbigen required properties: +---------------------------------------------------- +-interrupt-parent: Specifies the mbigen node which device connected. +-interrupts:specifies the interrupt source.The first cell is hwirq num, the + second number is trigger type. + +Examples: + usb0: ehci at a1000000 { + compatible = "generic-ehci"; + interrupt-parent = <&mbigen_pa>; + reg = <0xa1000000 0x10000>; + interrupts = <20 4>; + }; + -- 1.7.1
next prev parent reply other threads:[~2015-06-12 2:50 UTC|newest] Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top 2015-06-12 2:49 [PATCH v2 0/3] IRQ/Gic-V3:Support Mbigen interrupt controller Ma Jun 2015-06-12 2:49 ` Ma Jun 2015-06-12 2:49 ` [PATCH v2 1/3] IRQ/Gic-V3: Add mbigen driver to support mbigen " Ma Jun 2015-06-12 2:49 ` Ma Jun 2015-06-12 2:49 ` [PATCH v2 2/3] IRQ/Gic-V3: Change arm-gic-its to support the Mbigen interrupt Ma Jun 2015-06-12 2:49 ` Ma Jun 2015-06-12 10:48 ` Thomas Gleixner 2015-06-12 10:48 ` Thomas Gleixner 2015-06-15 7:05 ` majun (F) 2015-06-15 7:05 ` majun (F) 2015-06-18 23:52 ` Thomas Gleixner 2015-06-18 23:52 ` Thomas Gleixner 2015-06-23 9:03 ` majun (F) 2015-06-23 9:03 ` majun (F) 2015-06-23 9:29 ` Thomas Gleixner 2015-06-23 9:29 ` Thomas Gleixner 2015-06-26 8:45 ` Marc Zyngier 2015-06-26 8:45 ` Marc Zyngier 2015-06-26 6:31 ` majun (F) 2015-06-26 6:31 ` majun (F) 2015-06-26 8:44 ` Marc Zyngier 2015-06-26 8:44 ` Marc Zyngier 2015-06-26 10:28 ` majun (F) 2015-06-26 10:28 ` majun (F) 2015-06-26 10:40 ` Marc Zyngier 2015-06-26 10:40 ` Marc Zyngier 2015-06-26 12:04 ` majun (F) 2015-06-26 12:04 ` majun (F) 2015-06-26 13:14 ` Marc Zyngier 2015-06-26 13:14 ` Marc Zyngier 2015-06-12 2:49 ` Ma Jun [this message] 2015-06-12 2:49 ` [PATCH v2 3/3] dt-binding:Documents the mbigen bindings Ma Jun
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1434077399-32200-4-git-send-email-majun258@huawei.com \ --to=majun258@huawei.com \ --cc=Catalin.Marinas@arm.com \ --cc=Will.Deacon@arm.com \ --cc=huxinwei@huawei.com \ --cc=jason@lakedaemon.net \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=lizefan@huawei.com \ --cc=marc.zyngier@arm.com \ --cc=mark.rutland@arm.com \ --cc=tglx@linutronix.de \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.