From: Vladimir Zapolskiy <vz-ChpfBGZJDbMAvxtiuMwx3w@public.gmane.org> To: Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>, Thomas Gleixner <tglx-hfZtesqFncYOwBW4kG4KsQ@public.gmane.org>, Jason Cooper <jason-NLaQJdtUoK4Be96aLqz0jA@public.gmane.org>, Marc Zyngier <marc.zyngier-5wv7dgnIgG8@public.gmane.org>, Arnd Bergmann <arnd-r2nGTMty4D4@public.gmane.org> Cc: Russell King <linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org>, Roland Stigge <stigge-uj/7R2tJ6VmzQB+pC5nmwQ@public.gmane.org>, devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org Subject: [PATCH 10/10] arm: dts: lpc32xx: enable SIC1 and SIC2 by default Date: Fri, 20 Nov 2015 03:28:45 +0200 [thread overview] Message-ID: <1447982925-30138-11-git-send-email-vz@mleia.com> (raw) In-Reply-To: <1447982925-30138-1-git-send-email-vz-ChpfBGZJDbMAvxtiuMwx3w@public.gmane.org> After moving to a new LPC32xx interrupt controller driver it is safe to enable SIC1 and SIC2 devices, this allows to get working ADC, RTC, I2C and USB peripheral controllers again after long period since ... Signed-off-by: Vladimir Zapolskiy <vz-ChpfBGZJDbMAvxtiuMwx3w@public.gmane.org> --- arch/arm/boot/dts/lpc32xx.dtsi | 4 ---- 1 file changed, 4 deletions(-) diff --git a/arch/arm/boot/dts/lpc32xx.dtsi b/arch/arm/boot/dts/lpc32xx.dtsi index 8dda6e7..603f005 100644 --- a/arch/arm/boot/dts/lpc32xx.dtsi +++ b/arch/arm/boot/dts/lpc32xx.dtsi @@ -341,8 +341,6 @@ <&wakeup_int 24 20>, <&wakeup_int 29 8>, <&wakeup_int 30 6>, <&wakeup_int 31 7>, <&wakeup_pin 25 4>; - - status = "disabled"; }; sic2: interrupt-controller@40010000 { @@ -369,8 +367,6 @@ <&wakeup_pin 16 28>, <&wakeup_pin 18 18>, <&wakeup_pin 23 7>, <&wakeup_pin 26 19>, <&wakeup_pin 30 12>; - - status = "disabled"; }; uart1: serial@40014000 { -- 2.1.4 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html
WARNING: multiple messages have this Message-ID (diff)
From: vz@mleia.com (Vladimir Zapolskiy) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH 10/10] arm: dts: lpc32xx: enable SIC1 and SIC2 by default Date: Fri, 20 Nov 2015 03:28:45 +0200 [thread overview] Message-ID: <1447982925-30138-11-git-send-email-vz@mleia.com> (raw) In-Reply-To: <1447982925-30138-1-git-send-email-vz@mleia.com> After moving to a new LPC32xx interrupt controller driver it is safe to enable SIC1 and SIC2 devices, this allows to get working ADC, RTC, I2C and USB peripheral controllers again after long period since ... Signed-off-by: Vladimir Zapolskiy <vz@mleia.com> --- arch/arm/boot/dts/lpc32xx.dtsi | 4 ---- 1 file changed, 4 deletions(-) diff --git a/arch/arm/boot/dts/lpc32xx.dtsi b/arch/arm/boot/dts/lpc32xx.dtsi index 8dda6e7..603f005 100644 --- a/arch/arm/boot/dts/lpc32xx.dtsi +++ b/arch/arm/boot/dts/lpc32xx.dtsi @@ -341,8 +341,6 @@ <&wakeup_int 24 20>, <&wakeup_int 29 8>, <&wakeup_int 30 6>, <&wakeup_int 31 7>, <&wakeup_pin 25 4>; - - status = "disabled"; }; sic2: interrupt-controller at 40010000 { @@ -369,8 +367,6 @@ <&wakeup_pin 16 28>, <&wakeup_pin 18 18>, <&wakeup_pin 23 7>, <&wakeup_pin 26 19>, <&wakeup_pin 30 12>; - - status = "disabled"; }; uart1: serial at 40014000 { -- 2.1.4
next prev parent reply other threads:[~2015-11-20 1:28 UTC|newest] Thread overview: 41+ messages / expand[flat|nested] mbox.gz Atom feed top 2015-11-20 1:28 [PATCH 00/10] irqchip: lpc32xx: add LPC32xx irqchip driver Vladimir Zapolskiy 2015-11-20 1:28 ` Vladimir Zapolskiy [not found] ` <1447982925-30138-1-git-send-email-vz-ChpfBGZJDbMAvxtiuMwx3w@public.gmane.org> 2015-11-20 1:28 ` [PATCH 01/10] dt-bindings: create arm/nxp folder and move LPC32xx SoC description to it Vladimir Zapolskiy 2015-11-20 1:28 ` Vladimir Zapolskiy [not found] ` <1447982925-30138-2-git-send-email-vz-ChpfBGZJDbMAvxtiuMwx3w@public.gmane.org> 2015-11-20 16:43 ` Rob Herring 2015-11-20 16:43 ` Rob Herring 2015-11-20 1:28 ` [PATCH 02/10] dt-bindings: nxp: add description of wakeup controller on LPC32xx Vladimir Zapolskiy 2015-11-20 1:28 ` Vladimir Zapolskiy [not found] ` <1447982925-30138-3-git-send-email-vz-ChpfBGZJDbMAvxtiuMwx3w@public.gmane.org> 2015-11-20 16:55 ` Rob Herring 2015-11-20 16:55 ` Rob Herring 2015-11-20 1:28 ` [PATCH 03/10] dt-bindings: interrupt-controllers: add description of SIC1 and SIC2 Vladimir Zapolskiy 2015-11-20 1:28 ` Vladimir Zapolskiy [not found] ` <1447982925-30138-4-git-send-email-vz-ChpfBGZJDbMAvxtiuMwx3w@public.gmane.org> 2015-11-20 16:58 ` Rob Herring 2015-11-20 16:58 ` Rob Herring 2015-11-20 17:52 ` Vladimir Zapolskiy 2015-11-20 17:52 ` Vladimir Zapolskiy [not found] ` <564F5DF8.7040908-ChpfBGZJDbMAvxtiuMwx3w@public.gmane.org> 2015-11-20 18:02 ` Marc Zyngier 2015-11-20 18:02 ` Marc Zyngier [not found] ` <564F6021.7090000-5wv7dgnIgG8@public.gmane.org> 2015-11-20 18:16 ` Vladimir Zapolskiy 2015-11-20 18:16 ` Vladimir Zapolskiy 2015-11-20 1:28 ` [PATCH 04/10] arm: lpc32xx: add wakeup platform driver Vladimir Zapolskiy 2015-11-20 1:28 ` Vladimir Zapolskiy 2015-11-20 1:28 ` [PATCH 05/10] arm: dts: lpc32xx: assign interrupt types Vladimir Zapolskiy 2015-11-20 1:28 ` Vladimir Zapolskiy 2015-11-20 1:28 ` [PATCH 06/10] arm: dts: lpc32xx: add description of IC wakeup controllers Vladimir Zapolskiy 2015-11-20 1:28 ` Vladimir Zapolskiy 2015-11-20 1:28 ` [PATCH 07/10] arm: dts: lpc32xx: reparent SIC1 and SIC2 interrupts from MIC Vladimir Zapolskiy 2015-11-20 1:28 ` Vladimir Zapolskiy 2015-11-20 1:28 ` [PATCH 08/10] irqchip: add LPC32xx interrupt controller driver Vladimir Zapolskiy 2015-11-20 1:28 ` Vladimir Zapolskiy [not found] ` <1447982925-30138-9-git-send-email-vz-ChpfBGZJDbMAvxtiuMwx3w@public.gmane.org> 2015-11-20 10:56 ` Marc Zyngier 2015-11-20 10:56 ` Marc Zyngier 2015-11-20 1:28 ` [PATCH 09/10] irqchip: lpc32xx: add option to wakeup from an interrupt Vladimir Zapolskiy 2015-11-20 1:28 ` Vladimir Zapolskiy 2015-11-20 1:28 ` Vladimir Zapolskiy [this message] 2015-11-20 1:28 ` [PATCH 10/10] arm: dts: lpc32xx: enable SIC1 and SIC2 by default Vladimir Zapolskiy 2016-02-10 19:45 ` [PATCH 00/10] irqchip: lpc32xx: add LPC32xx irqchip driver Sylvain Lemieux [not found] ` <loom.20160210T204046-649-eS7Uydv5nfjZ+VzJOa5vwg@public.gmane.org> 2016-04-04 17:37 ` Sylvain Lemieux 2016-04-04 17:37 ` Sylvain Lemieux 2016-04-05 1:24 ` Vladimir Zapolskiy 2016-04-05 1:24 ` Vladimir Zapolskiy
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1447982925-30138-11-git-send-email-vz@mleia.com \ --to=vz-chpfbgzjdbmavxtiumwx3w@public.gmane.org \ --cc=arnd-r2nGTMty4D4@public.gmane.org \ --cc=devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \ --cc=jason-NLaQJdtUoK4Be96aLqz0jA@public.gmane.org \ --cc=linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \ --cc=linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org \ --cc=marc.zyngier-5wv7dgnIgG8@public.gmane.org \ --cc=robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org \ --cc=stigge-uj/7R2tJ6VmzQB+pC5nmwQ@public.gmane.org \ --cc=tglx-hfZtesqFncYOwBW4kG4KsQ@public.gmane.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.