From: Andre Przywara <andre.przywara@arm.com> To: Christoffer Dall <christoffer.dall@linaro.org>, Marc Zyngier <marc.zyngier@arm.com>, Eric Auger <eric.auger@linaro.org> Cc: linux-arm-kernel@lists.infradead.org, kvmarm@lists.cs.columbia.edu, kvm@vger.kernel.org Subject: [PATCH v4 05/12] KVM: arm64: introduce ITS emulation file with stub functions Date: Sat, 26 Mar 2016 02:14:03 +0000 [thread overview] Message-ID: <1458958450-19662-6-git-send-email-andre.przywara@arm.com> (raw) In-Reply-To: <1458958450-19662-1-git-send-email-andre.przywara@arm.com> The ARM GICv3 ITS emulation code goes into a separate file, but needs to be connected to the GICv3 emulation, of which it is an option. Introduce the skeleton with function stubs to be filled later. Introduce the basic ITS data structure and initialize it, but don't return any success yet, as we are not yet ready for the show. Signed-off-by: Andre Przywara <andre.przywara@arm.com> --- arch/arm64/kvm/Makefile | 1 + include/kvm/vgic/vgic.h | 6 +++ include/linux/irqchip/arm-gic-v3.h | 1 + virt/kvm/arm/vgic/its-emul.c | 84 ++++++++++++++++++++++++++++++++++++++ virt/kvm/arm/vgic/vgic.h | 14 +++++++ virt/kvm/arm/vgic/vgic_init.c | 6 +++ virt/kvm/arm/vgic/vgic_mmio.c | 18 ++++++-- 7 files changed, 126 insertions(+), 4 deletions(-) create mode 100644 virt/kvm/arm/vgic/its-emul.c diff --git a/arch/arm64/kvm/Makefile b/arch/arm64/kvm/Makefile index 2f5d431..3bec10e 100644 --- a/arch/arm64/kvm/Makefile +++ b/arch/arm64/kvm/Makefile @@ -28,6 +28,7 @@ kvm-$(CONFIG_KVM_ARM_HOST) += $(KVM)/arm/vgic/vgic-v2.o kvm-$(CONFIG_KVM_ARM_HOST) += $(KVM)/arm/vgic/vgic-v3.o kvm-$(CONFIG_KVM_ARM_HOST) += $(KVM)/arm/vgic/vgic_mmio.o kvm-$(CONFIG_KVM_ARM_HOST) += $(KVM)/arm/vgic/vgic_kvm_device.o +kvm-$(CONFIG_KVM_ARM_HOST) += $(KVM)/arm/vgic/its-emul.o else kvm-$(CONFIG_KVM_ARM_HOST) += $(KVM)/arm/vgic.o kvm-$(CONFIG_KVM_ARM_HOST) += $(KVM)/arm/vgic-v2.o diff --git a/include/kvm/vgic/vgic.h b/include/kvm/vgic/vgic.h index 8ea5dd7..c79bed5 100644 --- a/include/kvm/vgic/vgic.h +++ b/include/kvm/vgic/vgic.h @@ -112,6 +112,11 @@ struct vgic_io_device { struct kvm_io_device dev; }; +struct vgic_its { + bool enabled; + spinlock_t lock; +}; + struct vgic_dist { bool in_kernel; bool ready; @@ -153,6 +158,7 @@ struct vgic_dist { u64 *pendbaser; bool lpis_enabled; + struct vgic_its its; }; struct vgic_v2_cpu_if { diff --git a/include/linux/irqchip/arm-gic-v3.h b/include/linux/irqchip/arm-gic-v3.h index d5d798b..a813c3e 100644 --- a/include/linux/irqchip/arm-gic-v3.h +++ b/include/linux/irqchip/arm-gic-v3.h @@ -177,6 +177,7 @@ #define GITS_CWRITER 0x0088 #define GITS_CREADR 0x0090 #define GITS_BASER 0x0100 +#define GITS_IDREGS_BASE 0xffd0 #define GITS_PIDR2 GICR_PIDR2 #define GITS_TRANSLATER 0x10040 diff --git a/virt/kvm/arm/vgic/its-emul.c b/virt/kvm/arm/vgic/its-emul.c new file mode 100644 index 0000000..49dd5e4 --- /dev/null +++ b/virt/kvm/arm/vgic/its-emul.c @@ -0,0 +1,84 @@ +/* + * GICv3 ITS emulation + * + * Copyright (C) 2015 ARM Ltd. + * Author: Andre Przywara <andre.przywara@arm.com> + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program. If not, see <http://www.gnu.org/licenses/>. + */ + +#include <linux/cpu.h> +#include <linux/kvm.h> +#include <linux/kvm_host.h> +#include <linux/interrupt.h> + +#include <linux/irqchip/arm-gic-v3.h> + +#include <asm/kvm_emulate.h> +#include <asm/kvm_arm.h> +#include <asm/kvm_mmu.h> + +#include "vgic.h" +#include "vgic_mmio.h" + +struct vgic_register_region its_registers[] = { + REGISTER_DESC_WITH_LENGTH(GITS_CTLR, + vgic_mmio_read_raz, vgic_mmio_write_wi, 4), + REGISTER_DESC_WITH_LENGTH(GITS_IIDR, + vgic_mmio_read_raz, vgic_mmio_write_wi, 4), + REGISTER_DESC_WITH_LENGTH(GITS_TYPER, + vgic_mmio_read_raz, vgic_mmio_write_wi, 4), + REGISTER_DESC_WITH_LENGTH(GITS_CBASER, + vgic_mmio_read_raz, vgic_mmio_write_wi, 8), + REGISTER_DESC_WITH_LENGTH(GITS_CWRITER, + vgic_mmio_read_raz, vgic_mmio_write_wi, 8), + REGISTER_DESC_WITH_LENGTH(GITS_CREADR, + vgic_mmio_read_raz, vgic_mmio_write_wi, 8), + REGISTER_DESC_WITH_LENGTH(GITS_BASER, + vgic_mmio_read_raz, vgic_mmio_write_wi, 0x40), + REGISTER_DESC_WITH_LENGTH(GITS_IDREGS_BASE, + vgic_mmio_read_raz, vgic_mmio_write_wi, 0x30), +}; + +/* This is called on setting the LPI enable bit in the redistributor. */ +void vgic_enable_lpis(struct kvm_vcpu *vcpu) +{ +} + +int vits_init(struct kvm *kvm) +{ + struct vgic_dist *dist = &kvm->arch.vgic; + struct vgic_its *its = &dist->its; + struct vgic_io_device *regions; + int ret, i; + + spin_lock_init(&its->lock); + + regions = kmalloc_array(ARRAY_SIZE(its_registers), + sizeof(struct vgic_io_device), GFP_KERNEL); + + for (i = 0; i < ARRAY_SIZE(its_registers); i++) { + regions[i].base_addr = dist->vgic_its_base; + + ret = kvm_vgic_register_mmio_region(kvm, NULL, + &its_registers[i], + ®ions[i], 0, false); + } + + if (ret) + return ret; + + its->enabled = false; + + return -ENXIO; +} diff --git a/virt/kvm/arm/vgic/vgic.h b/virt/kvm/arm/vgic/vgic.h index db9dfd7..4e7dcb8 100644 --- a/virt/kvm/arm/vgic/vgic.h +++ b/virt/kvm/arm/vgic/vgic.h @@ -60,6 +60,9 @@ void vgic_v3_enable(struct kvm_vcpu *vcpu); int vgic_v3_probe(struct device_node *vgic_node); int vgic_v3_map_resources(struct kvm *kvm); int vgic_register_redist_regions(struct kvm *kvm, gpa_t dist_base_address); + +int vits_init(struct kvm *kvm); +void vgic_enable_lpis(struct kvm_vcpu *vcpu); #else static inline void vgic_v3_irq_change_affinity(struct kvm *kvm, u32 intid, u64 mpidr) @@ -124,6 +127,16 @@ static inline int vgic_register_redist_regions(struct kvm *kvm, { return -ENODEV; } + +int vits_init(struct kvm *kvm) +{ + return 0; +} + +static inline void vgic_enable_lpis(struct kvm_vcpu *vcpu) +{ + return; +} #endif void vgic_set_vmcr(struct kvm_vcpu *vcpu, struct vgic_vmcr *vmcr); @@ -131,6 +144,7 @@ void vgic_get_vmcr(struct kvm_vcpu *vcpu, struct vgic_vmcr *vmcr); int vgic_lazy_init(struct kvm *kvm); int vgic_init(struct kvm *kvm); +int vits_init(struct kvm *kvm); void kvm_register_vgic_device(unsigned long type); #endif diff --git a/virt/kvm/arm/vgic/vgic_init.c b/virt/kvm/arm/vgic/vgic_init.c index 2301e03..dcfb93d 100644 --- a/virt/kvm/arm/vgic/vgic_init.c +++ b/virt/kvm/arm/vgic/vgic_init.c @@ -252,6 +252,12 @@ int vgic_init(struct kvm *kvm) if (ret) goto out; + if (vgic_has_its(kvm)) { + ret = vits_init(kvm); + if (ret) + goto out; + } + kvm_for_each_vcpu(i, vcpu, kvm) kvm_vgic_vcpu_init(vcpu); diff --git a/virt/kvm/arm/vgic/vgic_mmio.c b/virt/kvm/arm/vgic/vgic_mmio.c index 252b9aff..086555e 100644 --- a/virt/kvm/arm/vgic/vgic_mmio.c +++ b/virt/kvm/arm/vgic/vgic_mmio.c @@ -726,16 +726,26 @@ static int vgic_mmio_read_v3r_misc(struct kvm_vcpu *vcpu, struct kvm_io_device *this, gpa_t addr, int len, void *val) { - /* TODO: implement for ITS support */ - return vgic_mmio_read_raz(vcpu, this, addr, len, val); + struct vgic_dist *dist = &vcpu->kvm->arch.vgic; + u32 reg = dist->lpis_enabled ? GICR_CTLR_ENABLE_LPIS : 0; + + write_mask32(reg, addr & 3, len, val); + return 0; } static int vgic_mmio_write_v3r_misc(struct kvm_vcpu *vcpu, struct kvm_io_device *this, gpa_t addr, int len, const void *val) { - /* TODO: implement for ITS support */ - return vgic_mmio_write_wi(vcpu, this, addr, len, val); + struct vgic_dist *dist = &vcpu->kvm->arch.vgic; + u32 reg = mask32(!!dist->lpis_enabled, addr & 3, len, val); + + if (vgic_has_its(vcpu->kvm) && !dist->lpis_enabled && + (reg & GICR_CTLR_ENABLE_LPIS)) { + /* Eventually do something */ + } + + return 0; } static int vgic_mmio_read_v3r_iidr(struct kvm_vcpu *vcpu, -- 2.7.3
WARNING: multiple messages have this Message-ID (diff)
From: andre.przywara@arm.com (Andre Przywara) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v4 05/12] KVM: arm64: introduce ITS emulation file with stub functions Date: Sat, 26 Mar 2016 02:14:03 +0000 [thread overview] Message-ID: <1458958450-19662-6-git-send-email-andre.przywara@arm.com> (raw) In-Reply-To: <1458958450-19662-1-git-send-email-andre.przywara@arm.com> The ARM GICv3 ITS emulation code goes into a separate file, but needs to be connected to the GICv3 emulation, of which it is an option. Introduce the skeleton with function stubs to be filled later. Introduce the basic ITS data structure and initialize it, but don't return any success yet, as we are not yet ready for the show. Signed-off-by: Andre Przywara <andre.przywara@arm.com> --- arch/arm64/kvm/Makefile | 1 + include/kvm/vgic/vgic.h | 6 +++ include/linux/irqchip/arm-gic-v3.h | 1 + virt/kvm/arm/vgic/its-emul.c | 84 ++++++++++++++++++++++++++++++++++++++ virt/kvm/arm/vgic/vgic.h | 14 +++++++ virt/kvm/arm/vgic/vgic_init.c | 6 +++ virt/kvm/arm/vgic/vgic_mmio.c | 18 ++++++-- 7 files changed, 126 insertions(+), 4 deletions(-) create mode 100644 virt/kvm/arm/vgic/its-emul.c diff --git a/arch/arm64/kvm/Makefile b/arch/arm64/kvm/Makefile index 2f5d431..3bec10e 100644 --- a/arch/arm64/kvm/Makefile +++ b/arch/arm64/kvm/Makefile @@ -28,6 +28,7 @@ kvm-$(CONFIG_KVM_ARM_HOST) += $(KVM)/arm/vgic/vgic-v2.o kvm-$(CONFIG_KVM_ARM_HOST) += $(KVM)/arm/vgic/vgic-v3.o kvm-$(CONFIG_KVM_ARM_HOST) += $(KVM)/arm/vgic/vgic_mmio.o kvm-$(CONFIG_KVM_ARM_HOST) += $(KVM)/arm/vgic/vgic_kvm_device.o +kvm-$(CONFIG_KVM_ARM_HOST) += $(KVM)/arm/vgic/its-emul.o else kvm-$(CONFIG_KVM_ARM_HOST) += $(KVM)/arm/vgic.o kvm-$(CONFIG_KVM_ARM_HOST) += $(KVM)/arm/vgic-v2.o diff --git a/include/kvm/vgic/vgic.h b/include/kvm/vgic/vgic.h index 8ea5dd7..c79bed5 100644 --- a/include/kvm/vgic/vgic.h +++ b/include/kvm/vgic/vgic.h @@ -112,6 +112,11 @@ struct vgic_io_device { struct kvm_io_device dev; }; +struct vgic_its { + bool enabled; + spinlock_t lock; +}; + struct vgic_dist { bool in_kernel; bool ready; @@ -153,6 +158,7 @@ struct vgic_dist { u64 *pendbaser; bool lpis_enabled; + struct vgic_its its; }; struct vgic_v2_cpu_if { diff --git a/include/linux/irqchip/arm-gic-v3.h b/include/linux/irqchip/arm-gic-v3.h index d5d798b..a813c3e 100644 --- a/include/linux/irqchip/arm-gic-v3.h +++ b/include/linux/irqchip/arm-gic-v3.h @@ -177,6 +177,7 @@ #define GITS_CWRITER 0x0088 #define GITS_CREADR 0x0090 #define GITS_BASER 0x0100 +#define GITS_IDREGS_BASE 0xffd0 #define GITS_PIDR2 GICR_PIDR2 #define GITS_TRANSLATER 0x10040 diff --git a/virt/kvm/arm/vgic/its-emul.c b/virt/kvm/arm/vgic/its-emul.c new file mode 100644 index 0000000..49dd5e4 --- /dev/null +++ b/virt/kvm/arm/vgic/its-emul.c @@ -0,0 +1,84 @@ +/* + * GICv3 ITS emulation + * + * Copyright (C) 2015 ARM Ltd. + * Author: Andre Przywara <andre.przywara@arm.com> + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program. If not, see <http://www.gnu.org/licenses/>. + */ + +#include <linux/cpu.h> +#include <linux/kvm.h> +#include <linux/kvm_host.h> +#include <linux/interrupt.h> + +#include <linux/irqchip/arm-gic-v3.h> + +#include <asm/kvm_emulate.h> +#include <asm/kvm_arm.h> +#include <asm/kvm_mmu.h> + +#include "vgic.h" +#include "vgic_mmio.h" + +struct vgic_register_region its_registers[] = { + REGISTER_DESC_WITH_LENGTH(GITS_CTLR, + vgic_mmio_read_raz, vgic_mmio_write_wi, 4), + REGISTER_DESC_WITH_LENGTH(GITS_IIDR, + vgic_mmio_read_raz, vgic_mmio_write_wi, 4), + REGISTER_DESC_WITH_LENGTH(GITS_TYPER, + vgic_mmio_read_raz, vgic_mmio_write_wi, 4), + REGISTER_DESC_WITH_LENGTH(GITS_CBASER, + vgic_mmio_read_raz, vgic_mmio_write_wi, 8), + REGISTER_DESC_WITH_LENGTH(GITS_CWRITER, + vgic_mmio_read_raz, vgic_mmio_write_wi, 8), + REGISTER_DESC_WITH_LENGTH(GITS_CREADR, + vgic_mmio_read_raz, vgic_mmio_write_wi, 8), + REGISTER_DESC_WITH_LENGTH(GITS_BASER, + vgic_mmio_read_raz, vgic_mmio_write_wi, 0x40), + REGISTER_DESC_WITH_LENGTH(GITS_IDREGS_BASE, + vgic_mmio_read_raz, vgic_mmio_write_wi, 0x30), +}; + +/* This is called on setting the LPI enable bit in the redistributor. */ +void vgic_enable_lpis(struct kvm_vcpu *vcpu) +{ +} + +int vits_init(struct kvm *kvm) +{ + struct vgic_dist *dist = &kvm->arch.vgic; + struct vgic_its *its = &dist->its; + struct vgic_io_device *regions; + int ret, i; + + spin_lock_init(&its->lock); + + regions = kmalloc_array(ARRAY_SIZE(its_registers), + sizeof(struct vgic_io_device), GFP_KERNEL); + + for (i = 0; i < ARRAY_SIZE(its_registers); i++) { + regions[i].base_addr = dist->vgic_its_base; + + ret = kvm_vgic_register_mmio_region(kvm, NULL, + &its_registers[i], + ®ions[i], 0, false); + } + + if (ret) + return ret; + + its->enabled = false; + + return -ENXIO; +} diff --git a/virt/kvm/arm/vgic/vgic.h b/virt/kvm/arm/vgic/vgic.h index db9dfd7..4e7dcb8 100644 --- a/virt/kvm/arm/vgic/vgic.h +++ b/virt/kvm/arm/vgic/vgic.h @@ -60,6 +60,9 @@ void vgic_v3_enable(struct kvm_vcpu *vcpu); int vgic_v3_probe(struct device_node *vgic_node); int vgic_v3_map_resources(struct kvm *kvm); int vgic_register_redist_regions(struct kvm *kvm, gpa_t dist_base_address); + +int vits_init(struct kvm *kvm); +void vgic_enable_lpis(struct kvm_vcpu *vcpu); #else static inline void vgic_v3_irq_change_affinity(struct kvm *kvm, u32 intid, u64 mpidr) @@ -124,6 +127,16 @@ static inline int vgic_register_redist_regions(struct kvm *kvm, { return -ENODEV; } + +int vits_init(struct kvm *kvm) +{ + return 0; +} + +static inline void vgic_enable_lpis(struct kvm_vcpu *vcpu) +{ + return; +} #endif void vgic_set_vmcr(struct kvm_vcpu *vcpu, struct vgic_vmcr *vmcr); @@ -131,6 +144,7 @@ void vgic_get_vmcr(struct kvm_vcpu *vcpu, struct vgic_vmcr *vmcr); int vgic_lazy_init(struct kvm *kvm); int vgic_init(struct kvm *kvm); +int vits_init(struct kvm *kvm); void kvm_register_vgic_device(unsigned long type); #endif diff --git a/virt/kvm/arm/vgic/vgic_init.c b/virt/kvm/arm/vgic/vgic_init.c index 2301e03..dcfb93d 100644 --- a/virt/kvm/arm/vgic/vgic_init.c +++ b/virt/kvm/arm/vgic/vgic_init.c @@ -252,6 +252,12 @@ int vgic_init(struct kvm *kvm) if (ret) goto out; + if (vgic_has_its(kvm)) { + ret = vits_init(kvm); + if (ret) + goto out; + } + kvm_for_each_vcpu(i, vcpu, kvm) kvm_vgic_vcpu_init(vcpu); diff --git a/virt/kvm/arm/vgic/vgic_mmio.c b/virt/kvm/arm/vgic/vgic_mmio.c index 252b9aff..086555e 100644 --- a/virt/kvm/arm/vgic/vgic_mmio.c +++ b/virt/kvm/arm/vgic/vgic_mmio.c @@ -726,16 +726,26 @@ static int vgic_mmio_read_v3r_misc(struct kvm_vcpu *vcpu, struct kvm_io_device *this, gpa_t addr, int len, void *val) { - /* TODO: implement for ITS support */ - return vgic_mmio_read_raz(vcpu, this, addr, len, val); + struct vgic_dist *dist = &vcpu->kvm->arch.vgic; + u32 reg = dist->lpis_enabled ? GICR_CTLR_ENABLE_LPIS : 0; + + write_mask32(reg, addr & 3, len, val); + return 0; } static int vgic_mmio_write_v3r_misc(struct kvm_vcpu *vcpu, struct kvm_io_device *this, gpa_t addr, int len, const void *val) { - /* TODO: implement for ITS support */ - return vgic_mmio_write_wi(vcpu, this, addr, len, val); + struct vgic_dist *dist = &vcpu->kvm->arch.vgic; + u32 reg = mask32(!!dist->lpis_enabled, addr & 3, len, val); + + if (vgic_has_its(vcpu->kvm) && !dist->lpis_enabled && + (reg & GICR_CTLR_ENABLE_LPIS)) { + /* Eventually do something */ + } + + return 0; } static int vgic_mmio_read_v3r_iidr(struct kvm_vcpu *vcpu, -- 2.7.3
next prev parent reply other threads:[~2016-03-26 2:14 UTC|newest] Thread overview: 120+ messages / expand[flat|nested] mbox.gz Atom feed top 2016-03-26 2:13 [PATCH v4 00/12] KVM: arm64: GICv3 ITS emulation Andre Przywara 2016-03-26 2:13 ` Andre Przywara 2016-03-26 2:13 ` [PATCH v4 01/12] KVM: extend struct kvm_msi to hold a 32-bit device ID Andre Przywara 2016-03-26 2:13 ` Andre Przywara 2016-04-03 9:15 ` Christoffer Dall 2016-04-03 9:15 ` Christoffer Dall 2016-05-25 15:55 ` Andre Przywara 2016-05-25 15:55 ` Andre Przywara 2016-05-25 16:16 ` Marc Zyngier 2016-05-25 16:16 ` Marc Zyngier 2016-05-31 13:05 ` Christoffer Dall 2016-05-31 13:05 ` Christoffer Dall 2016-05-05 17:55 ` Chalamarla, Tirumalesh 2016-05-05 17:55 ` Chalamarla, Tirumalesh 2016-03-26 2:14 ` [PATCH v4 02/12] KVM: arm/arm64: extend arch CAP checks to allow per-VM capabilities Andre Przywara 2016-03-26 2:14 ` Andre Przywara 2016-04-03 10:08 ` Christoffer Dall 2016-04-03 10:08 ` Christoffer Dall 2016-04-05 12:48 ` Eric Auger 2016-04-05 12:48 ` Eric Auger 2016-05-05 18:00 ` Chalamarla, Tirumalesh 2016-05-05 18:00 ` Chalamarla, Tirumalesh 2016-03-26 2:14 ` [PATCH v4 03/12] KVM: arm64: Introduce new MMIO region for the ITS base address Andre Przywara 2016-03-26 2:14 ` Andre Przywara 2016-04-03 10:08 ` Christoffer Dall 2016-04-03 10:08 ` Christoffer Dall 2016-04-05 12:47 ` Eric Auger 2016-04-05 12:47 ` Eric Auger 2016-04-07 13:44 ` Marc Zyngier 2016-04-07 13:44 ` Marc Zyngier 2016-05-05 18:08 ` Chalamarla, Tirumalesh 2016-05-05 18:08 ` Chalamarla, Tirumalesh 2016-05-09 15:47 ` Marc Zyngier 2016-05-09 15:47 ` Marc Zyngier 2016-05-09 16:53 ` Chalamarla, Tirumalesh 2016-05-09 16:53 ` Chalamarla, Tirumalesh 2016-05-09 17:09 ` Marc Zyngier 2016-05-09 17:09 ` Marc Zyngier 2016-03-26 2:14 ` [PATCH v4 04/12] KVM: arm64: handle ITS related GICv3 redistributor registers Andre Przywara 2016-03-26 2:14 ` Andre Przywara 2016-04-03 10:08 ` Christoffer Dall 2016-04-03 10:08 ` Christoffer Dall 2016-04-05 12:55 ` Eric Auger 2016-04-05 12:55 ` Eric Auger 2016-04-05 15:17 ` Eric Auger 2016-04-05 15:17 ` Eric Auger 2016-04-07 13:54 ` Marc Zyngier 2016-04-07 13:54 ` Marc Zyngier 2016-04-07 13:58 ` Marc Zyngier 2016-04-07 13:58 ` Marc Zyngier 2016-05-05 18:06 ` Chalamarla, Tirumalesh 2016-05-05 18:06 ` Chalamarla, Tirumalesh 2016-03-26 2:14 ` Andre Przywara [this message] 2016-03-26 2:14 ` [PATCH v4 05/12] KVM: arm64: introduce ITS emulation file with stub functions Andre Przywara 2016-04-05 16:03 ` Eric Auger 2016-04-05 16:03 ` Eric Auger 2016-04-07 14:04 ` Marc Zyngier 2016-04-07 14:04 ` Marc Zyngier 2016-04-07 14:08 ` Eric Auger 2016-04-07 14:08 ` Eric Auger 2016-04-07 14:48 ` Marc Zyngier 2016-04-07 14:48 ` Marc Zyngier 2016-04-07 15:09 ` Eric Auger 2016-04-07 15:09 ` Eric Auger 2016-04-07 15:19 ` Marc Zyngier 2016-04-07 15:19 ` Marc Zyngier 2016-03-26 2:14 ` [PATCH v4 06/12] KVM: arm64: implement basic ITS register handlers Andre Przywara 2016-03-26 2:14 ` Andre Przywara 2016-04-03 10:08 ` Christoffer Dall 2016-04-03 10:08 ` Christoffer Dall 2016-04-06 9:36 ` Eric Auger 2016-04-06 9:36 ` Eric Auger 2016-05-25 13:49 ` Andre Przywara 2016-05-25 13:49 ` Andre Przywara 2016-04-07 14:35 ` Marc Zyngier 2016-04-07 14:35 ` Marc Zyngier 2016-05-25 11:37 ` Andre Przywara 2016-05-25 11:37 ` Andre Przywara 2016-05-26 9:10 ` Marc Zyngier 2016-05-26 9:10 ` Marc Zyngier 2016-06-03 15:42 ` Andre Przywara 2016-06-03 15:42 ` Andre Przywara 2016-06-03 16:54 ` Marc Zyngier 2016-06-03 16:54 ` Marc Zyngier 2016-05-05 18:51 ` Chalamarla, Tirumalesh 2016-05-05 18:51 ` Chalamarla, Tirumalesh 2016-03-26 2:14 ` [PATCH v4 07/12] KVM: arm64: add data structures to model ITS interrupt translation Andre Przywara 2016-03-26 2:14 ` Andre Przywara 2016-04-06 9:53 ` Eric Auger 2016-04-06 9:53 ` Eric Auger 2016-03-26 2:14 ` [PATCH v4 08/12] KVM: arm64: connect LPIs to the VGIC emulation Andre Przywara 2016-03-26 2:14 ` Andre Przywara 2016-04-06 12:00 ` Eric Auger 2016-04-06 12:00 ` Eric Auger 2016-05-05 18:59 ` Chalamarla, Tirumalesh 2016-05-05 18:59 ` Chalamarla, Tirumalesh 2016-03-26 2:14 ` [PATCH v4 09/12] KVM: arm64: sync LPI configuration and pending tables Andre Przywara 2016-03-26 2:14 ` Andre Przywara 2016-04-06 13:41 ` Eric Auger 2016-04-06 13:41 ` Eric Auger 2016-06-03 14:17 ` Andre Przywara 2016-06-03 14:17 ` Andre Przywara 2016-03-26 2:14 ` [PATCH v4 10/12] KVM: arm64: implement ITS command queue command handlers Andre Przywara 2016-03-26 2:14 ` Andre Przywara 2016-05-05 19:12 ` Chalamarla, Tirumalesh 2016-05-05 19:12 ` Chalamarla, Tirumalesh 2016-05-25 14:34 ` Andre Przywara 2016-05-25 14:34 ` Andre Przywara 2016-03-26 2:14 ` [PATCH v4 11/12] KVM: arm64: implement MSI injection in ITS emulation Andre Przywara 2016-03-26 2:14 ` Andre Przywara 2016-03-26 2:14 ` [PATCH v4 12/12] KVM: arm64: enable ITS emulation as a virtual MSI controller Andre Przywara 2016-03-26 2:14 ` Andre Przywara 2016-06-03 4:26 ` [PATCH v4 00/12] KVM: arm64: GICv3 ITS emulation Bharat Bhushan 2016-06-03 4:26 ` Bharat Bhushan 2016-06-03 14:32 ` Andre Przywara 2016-06-03 14:32 ` Andre Przywara 2016-06-06 5:29 ` Bharat Bhushan 2016-06-06 5:29 ` Bharat Bhushan 2016-06-07 8:02 ` Christoffer Dall 2016-06-07 8:02 ` Christoffer Dall
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1458958450-19662-6-git-send-email-andre.przywara@arm.com \ --to=andre.przywara@arm.com \ --cc=christoffer.dall@linaro.org \ --cc=eric.auger@linaro.org \ --cc=kvm@vger.kernel.org \ --cc=kvmarm@lists.cs.columbia.edu \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=marc.zyngier@arm.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.