From: Andrew Jones <drjones@redhat.com> To: kvm@vger.kernel.org, kvmarm@lists.cs.columbia.edu, qemu-devel@nongnu.org, qemu-arm@nongnu.org Cc: pbonzini@redhat.com, andre.przywara@arm.com, peter.maydell@linaro.org, alex.bennee@linaro.org, marc.zyngier@arm.com, eric.auger@redhat.com, christoffer.dall@linaro.org Subject: [kvm-unit-tests PATCH v6 05/11] arm/arm64: irq enable/disable Date: Mon, 14 Nov 2016 22:08:33 +0100 [thread overview] Message-ID: <1479157719-31021-6-git-send-email-drjones@redhat.com> (raw) In-Reply-To: <1479157719-31021-1-git-send-email-drjones@redhat.com> Reviewed-by: Alex Bennée <alex.bennee@linaro.org> Reviewed-by: Eric Auger <eric.auger@redhat.com> Signed-off-by: Andrew Jones <drjones@redhat.com> --- lib/arm/asm/processor.h | 10 ++++++++++ lib/arm64/asm/processor.h | 10 ++++++++++ 2 files changed, 20 insertions(+) diff --git a/lib/arm/asm/processor.h b/lib/arm/asm/processor.h index bc46d1f980ee..959ecda5dced 100644 --- a/lib/arm/asm/processor.h +++ b/lib/arm/asm/processor.h @@ -35,6 +35,16 @@ static inline unsigned long current_cpsr(void) #define current_mode() (current_cpsr() & MODE_MASK) +static inline void local_irq_enable(void) +{ + asm volatile("cpsie i" : : : "memory", "cc"); +} + +static inline void local_irq_disable(void) +{ + asm volatile("cpsid i" : : : "memory", "cc"); +} + static inline unsigned long get_mpidr(void) { unsigned long mpidr; diff --git a/lib/arm64/asm/processor.h b/lib/arm64/asm/processor.h index 94f7ce35b65c..d54a4ed1c187 100644 --- a/lib/arm64/asm/processor.h +++ b/lib/arm64/asm/processor.h @@ -68,6 +68,16 @@ static inline unsigned long current_level(void) return el & 0xc; } +static inline void local_irq_enable(void) +{ + asm volatile("msr daifclr, #2" : : : "memory"); +} + +static inline void local_irq_disable(void) +{ + asm volatile("msr daifset, #2" : : : "memory"); +} + #define DEFINE_GET_SYSREG(reg, type) \ static inline type get_##reg(void) \ { \ -- 2.7.4
WARNING: multiple messages have this Message-ID (diff)
From: Andrew Jones <drjones@redhat.com> To: kvm@vger.kernel.org, kvmarm@lists.cs.columbia.edu, qemu-devel@nongnu.org, qemu-arm@nongnu.org Cc: pbonzini@redhat.com, andre.przywara@arm.com, peter.maydell@linaro.org, alex.bennee@linaro.org, marc.zyngier@arm.com, eric.auger@redhat.com, christoffer.dall@linaro.org Subject: [Qemu-devel] [kvm-unit-tests PATCH v6 05/11] arm/arm64: irq enable/disable Date: Mon, 14 Nov 2016 22:08:33 +0100 [thread overview] Message-ID: <1479157719-31021-6-git-send-email-drjones@redhat.com> (raw) In-Reply-To: <1479157719-31021-1-git-send-email-drjones@redhat.com> Reviewed-by: Alex Bennée <alex.bennee@linaro.org> Reviewed-by: Eric Auger <eric.auger@redhat.com> Signed-off-by: Andrew Jones <drjones@redhat.com> --- lib/arm/asm/processor.h | 10 ++++++++++ lib/arm64/asm/processor.h | 10 ++++++++++ 2 files changed, 20 insertions(+) diff --git a/lib/arm/asm/processor.h b/lib/arm/asm/processor.h index bc46d1f980ee..959ecda5dced 100644 --- a/lib/arm/asm/processor.h +++ b/lib/arm/asm/processor.h @@ -35,6 +35,16 @@ static inline unsigned long current_cpsr(void) #define current_mode() (current_cpsr() & MODE_MASK) +static inline void local_irq_enable(void) +{ + asm volatile("cpsie i" : : : "memory", "cc"); +} + +static inline void local_irq_disable(void) +{ + asm volatile("cpsid i" : : : "memory", "cc"); +} + static inline unsigned long get_mpidr(void) { unsigned long mpidr; diff --git a/lib/arm64/asm/processor.h b/lib/arm64/asm/processor.h index 94f7ce35b65c..d54a4ed1c187 100644 --- a/lib/arm64/asm/processor.h +++ b/lib/arm64/asm/processor.h @@ -68,6 +68,16 @@ static inline unsigned long current_level(void) return el & 0xc; } +static inline void local_irq_enable(void) +{ + asm volatile("msr daifclr, #2" : : : "memory"); +} + +static inline void local_irq_disable(void) +{ + asm volatile("msr daifset, #2" : : : "memory"); +} + #define DEFINE_GET_SYSREG(reg, type) \ static inline type get_##reg(void) \ { \ -- 2.7.4
next prev parent reply other threads:[~2016-11-14 21:08 UTC|newest] Thread overview: 52+ messages / expand[flat|nested] mbox.gz Atom feed top 2016-11-14 21:08 [kvm-unit-tests PATCH v6 00/11] arm/arm64: add gic framework Andrew Jones 2016-11-14 21:08 ` [Qemu-devel] " Andrew Jones 2016-11-14 21:08 ` [kvm-unit-tests PATCH v6 01/11] lib: xstr: allow multiple args Andrew Jones 2016-11-14 21:08 ` [Qemu-devel] " Andrew Jones 2016-11-14 21:08 ` [kvm-unit-tests PATCH v6 02/11] arm64: fix get_"sysreg32" and make MPIDR 64bit Andrew Jones 2016-11-14 21:08 ` [Qemu-devel] " Andrew Jones 2016-11-14 21:08 ` [kvm-unit-tests PATCH v6 03/11] arm/arm64: smp: support more than 8 cpus Andrew Jones 2016-11-14 21:08 ` [Qemu-devel] " Andrew Jones 2016-11-23 10:38 ` Auger Eric 2016-11-23 10:38 ` [Qemu-devel] " Auger Eric 2016-11-14 21:08 ` [kvm-unit-tests PATCH v6 04/11] arm/arm64: add some delay routines Andrew Jones 2016-11-14 21:08 ` [Qemu-devel] " Andrew Jones 2016-11-14 21:08 ` Andrew Jones [this message] 2016-11-14 21:08 ` [Qemu-devel] [kvm-unit-tests PATCH v6 05/11] arm/arm64: irq enable/disable Andrew Jones 2016-11-14 21:08 ` [kvm-unit-tests PATCH v6 06/11] arm/arm64: add initial gicv2 support Andrew Jones 2016-11-14 21:08 ` [Qemu-devel] " Andrew Jones 2016-11-23 10:38 ` Auger Eric 2016-11-23 10:38 ` [Qemu-devel] " Auger Eric 2016-11-14 21:08 ` [kvm-unit-tests PATCH v6 07/11] arm/arm64: gicv2: add an IPI test Andrew Jones 2016-11-14 21:08 ` [Qemu-devel] " Andrew Jones 2016-11-14 21:08 ` [kvm-unit-tests PATCH v6 08/11] libcflat: add IS_ALIGNED() macro, and page sizes Andrew Jones 2016-11-14 21:08 ` [Qemu-devel] " Andrew Jones 2016-11-23 10:38 ` Auger Eric 2016-11-23 10:38 ` [Qemu-devel] " Auger Eric 2016-11-14 21:08 ` [kvm-unit-tests PATCH v6 09/11] arm/arm64: add initial gicv3 support Andrew Jones 2016-11-14 21:08 ` [Qemu-devel] " Andrew Jones 2016-11-23 10:38 ` Auger Eric 2016-11-23 10:38 ` [Qemu-devel] " Auger Eric 2016-11-14 21:08 ` [kvm-unit-tests PATCH v6 10/11] arm/arm64: gicv3: add an IPI test Andrew Jones 2016-11-14 21:08 ` [Qemu-devel] " Andrew Jones 2016-11-23 11:05 ` Auger Eric 2016-11-23 11:05 ` [Qemu-devel] " Auger Eric 2016-11-23 12:57 ` Andrew Jones 2016-11-23 12:57 ` Andrew Jones 2016-11-14 21:08 ` [kvm-unit-tests PATCH v6 11/11] arm/arm64: gic: don't just use zero Andrew Jones 2016-11-14 21:08 ` [Qemu-devel] " Andrew Jones 2016-11-23 11:28 ` Auger Eric 2016-11-23 11:28 ` [Qemu-devel] " Auger Eric 2016-11-23 13:01 ` Andrew Jones 2016-11-23 13:01 ` [Qemu-devel] " Andrew Jones 2016-11-23 13:33 ` Auger Eric 2016-11-23 13:33 ` [Qemu-devel] " Auger Eric 2016-11-23 13:46 ` Andrew Jones 2016-11-23 13:46 ` [Qemu-devel] " Andrew Jones 2016-11-22 18:45 ` [Qemu-devel] [kvm-unit-tests PATCH v6 00/11] arm/arm64: add gic framework Andrew Jones 2016-11-23 9:55 ` Andre Przywara 2016-11-23 9:55 ` Andre Przywara 2016-11-23 10:09 ` Alex Bennée 2016-11-23 10:09 ` Alex Bennée 2016-11-23 11:33 ` Auger Eric 2016-11-23 11:33 ` Auger Eric 2016-11-23 13:08 ` Andrew Jones
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1479157719-31021-6-git-send-email-drjones@redhat.com \ --to=drjones@redhat.com \ --cc=alex.bennee@linaro.org \ --cc=andre.przywara@arm.com \ --cc=christoffer.dall@linaro.org \ --cc=eric.auger@redhat.com \ --cc=kvm@vger.kernel.org \ --cc=kvmarm@lists.cs.columbia.edu \ --cc=marc.zyngier@arm.com \ --cc=pbonzini@redhat.com \ --cc=peter.maydell@linaro.org \ --cc=qemu-arm@nongnu.org \ --cc=qemu-devel@nongnu.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.