From: Thomas Petazzoni <thomas.petazzoni@free-electrons.com> To: Thomas Gleixner <tglx@linutronix.de>, Jason Cooper <jason@lakedaemon.net>, Marc Zyngier <marc.zyngier@arm.com>, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Rob Herring <robh+dt@kernel.org>, Ian Campbell <ijc+devicetree@hellion.org.uk>, Pawel Moll <pawel.moll@arm.com>, Mark Rutland <mark.rutland@arm.com>, Kumar Gala <galak@codeaurora.org>, Andrew Lunn <andrew@lunn.ch>, Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>, Gregory Clement <gregory.clement@free-electrons.com> Cc: linux-arm-kernel@lists.infradead.org, Nadav Haklai <nadavh@marvell.com>, Hanna Hawa <hannah@marvell.com>, Yehuda Yitschak <yehuday@marvell.com>, Antoine Tenart <antoine.tenart@free-electrons.com>, Thomas Petazzoni <thomas.petazzoni@free-electrons.com> Subject: [PATCH 1/6] dt-bindings: interrupt-controller: add DT binding for the Marvell GICP Date: Tue, 30 May 2017 11:16:06 +0200 [thread overview] Message-ID: <1496135772-20694-2-git-send-email-thomas.petazzoni@free-electrons.com> (raw) In-Reply-To: <1496135772-20694-1-git-send-email-thomas.petazzoni@free-electrons.com> This commit adds the Device Tree binding documentation for the Marvell GICP, an extension to the GIC that allows to trigger GIC SPI interrupts using memory transactions. It is used by the ICU unit in the Marvell CP110 block to turn wired interrupts inside the CP into SPI interrupts at the GIC level in the AP. Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com> --- .../bindings/interrupt-controller/marvell,gicp.txt | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/marvell,gicp.txt diff --git a/Documentation/devicetree/bindings/interrupt-controller/marvell,gicp.txt b/Documentation/devicetree/bindings/interrupt-controller/marvell,gicp.txt new file mode 100644 index 0000000..996bdbf --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/marvell,gicp.txt @@ -0,0 +1,20 @@ +Marvell GICP Controller +----------------------- + +GICP is a Marvell extension of the GIC that allows to trigger GIC SPI +interrupts by doing a memory transaction. It is used by the ICU +located in the Marvell CP110 to turn wired interrupts inside the CP +into GIC SPI interrupts. + +Required properties: + +- compatible: Must be "marvell,gicp" + +- reg: Must be the address and size of the GICP SPI registers + +Example: + +gicp_spi: gicp-spi@3f0040 { + compatible = "marvell,gicp"; + reg = <0x3f0040 0x10>; +}; -- 2.7.4
WARNING: multiple messages have this Message-ID (diff)
From: thomas.petazzoni@free-electrons.com (Thomas Petazzoni) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH 1/6] dt-bindings: interrupt-controller: add DT binding for the Marvell GICP Date: Tue, 30 May 2017 11:16:06 +0200 [thread overview] Message-ID: <1496135772-20694-2-git-send-email-thomas.petazzoni@free-electrons.com> (raw) In-Reply-To: <1496135772-20694-1-git-send-email-thomas.petazzoni@free-electrons.com> This commit adds the Device Tree binding documentation for the Marvell GICP, an extension to the GIC that allows to trigger GIC SPI interrupts using memory transactions. It is used by the ICU unit in the Marvell CP110 block to turn wired interrupts inside the CP into SPI interrupts at the GIC level in the AP. Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com> --- .../bindings/interrupt-controller/marvell,gicp.txt | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/marvell,gicp.txt diff --git a/Documentation/devicetree/bindings/interrupt-controller/marvell,gicp.txt b/Documentation/devicetree/bindings/interrupt-controller/marvell,gicp.txt new file mode 100644 index 0000000..996bdbf --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/marvell,gicp.txt @@ -0,0 +1,20 @@ +Marvell GICP Controller +----------------------- + +GICP is a Marvell extension of the GIC that allows to trigger GIC SPI +interrupts by doing a memory transaction. It is used by the ICU +located in the Marvell CP110 to turn wired interrupts inside the CP +into GIC SPI interrupts. + +Required properties: + +- compatible: Must be "marvell,gicp" + +- reg: Must be the address and size of the GICP SPI registers + +Example: + +gicp_spi: gicp-spi at 3f0040 { + compatible = "marvell,gicp"; + reg = <0x3f0040 0x10>; +}; -- 2.7.4
next prev parent reply other threads:[~2017-05-30 9:16 UTC|newest] Thread overview: 107+ messages / expand[flat|nested] mbox.gz Atom feed top 2017-05-30 9:16 [PATCH 0/6] Add support for the ICU unit in Marvell Armada 7K/8K Thomas Petazzoni 2017-05-30 9:16 ` Thomas Petazzoni 2017-05-30 9:16 ` Thomas Petazzoni 2017-05-30 9:16 ` Thomas Petazzoni [this message] 2017-05-30 9:16 ` [PATCH 1/6] dt-bindings: interrupt-controller: add DT binding for the Marvell GICP Thomas Petazzoni 2017-05-30 9:16 ` [PATCH 2/6] dt-bindings: interrupt-controller: add DT binding for the Marvell ICU Thomas Petazzoni 2017-05-30 9:16 ` Thomas Petazzoni 2017-05-30 10:37 ` Marc Zyngier 2017-05-30 10:37 ` Marc Zyngier 2017-05-30 10:37 ` Marc Zyngier 2017-05-30 11:41 ` Thomas Petazzoni 2017-05-30 11:41 ` Thomas Petazzoni 2017-05-30 11:41 ` Thomas Petazzoni 2017-05-30 9:16 ` [PATCH 3/6] irqchip: irq-mvebu-gicp: new driver for Marvell GICP Thomas Petazzoni 2017-05-30 9:16 ` Thomas Petazzoni 2017-05-30 13:55 ` Marc Zyngier 2017-05-30 13:55 ` Marc Zyngier 2017-05-30 13:55 ` Marc Zyngier 2017-05-30 14:54 ` Thomas Petazzoni 2017-05-30 14:54 ` Thomas Petazzoni 2017-05-30 14:54 ` Thomas Petazzoni 2017-05-30 15:17 ` Marc Zyngier 2017-05-30 15:17 ` Marc Zyngier 2017-05-30 15:17 ` Marc Zyngier 2017-05-30 15:25 ` Thomas Petazzoni 2017-05-30 15:25 ` Thomas Petazzoni 2017-05-30 15:33 ` Marc Zyngier 2017-05-30 15:33 ` Marc Zyngier 2017-05-30 15:33 ` Marc Zyngier 2017-05-30 9:16 ` [PATCH 4/6] irqchip: irq-mvebu-icu: new driver for Marvell ICU Thomas Petazzoni 2017-05-30 9:16 ` Thomas Petazzoni 2017-05-30 11:10 ` Marc Zyngier 2017-05-30 11:10 ` Marc Zyngier 2017-05-30 12:05 ` Thomas Petazzoni 2017-05-30 12:05 ` Thomas Petazzoni 2017-05-30 12:05 ` Thomas Petazzoni 2017-05-30 13:06 ` Marc Zyngier 2017-05-30 13:06 ` Marc Zyngier 2017-05-30 13:06 ` Marc Zyngier 2017-05-30 13:17 ` Thomas Petazzoni 2017-05-30 13:17 ` Thomas Petazzoni 2017-05-30 13:17 ` Thomas Petazzoni 2017-05-30 13:40 ` Marc Zyngier 2017-05-30 13:40 ` Marc Zyngier 2017-06-25 6:47 ` [EXT] " Yehuda Yitschak 2017-06-25 6:47 ` Yehuda Yitschak 2017-06-25 6:47 ` Yehuda Yitschak 2017-05-30 12:04 ` Antoine Tenart 2017-05-30 12:04 ` Antoine Tenart 2017-05-30 12:04 ` Antoine Tenart 2017-05-30 12:19 ` Russell King - ARM Linux 2017-05-30 12:19 ` Russell King - ARM Linux 2017-05-30 12:19 ` Russell King - ARM Linux 2017-05-30 12:33 ` Thomas Petazzoni 2017-05-30 12:33 ` Thomas Petazzoni 2017-05-30 12:33 ` Thomas Petazzoni 2017-05-30 12:56 ` Russell King - ARM Linux 2017-05-30 12:56 ` Russell King - ARM Linux 2017-05-30 12:56 ` Russell King - ARM Linux 2017-05-30 13:27 ` Andrew Lunn 2017-05-30 13:27 ` Andrew Lunn 2017-05-30 13:27 ` Andrew Lunn 2017-05-30 13:34 ` Thomas Petazzoni 2017-05-30 13:34 ` Thomas Petazzoni 2017-05-30 13:34 ` Thomas Petazzoni 2017-05-30 13:42 ` Russell King - ARM Linux 2017-05-30 13:42 ` Russell King - ARM Linux 2017-05-30 13:42 ` Russell King - ARM Linux 2017-05-30 14:03 ` Andrew Lunn 2017-05-30 14:03 ` Andrew Lunn 2017-05-30 14:03 ` Andrew Lunn 2017-05-30 14:36 ` Russell King - ARM Linux 2017-05-30 14:36 ` Russell King - ARM Linux 2017-05-30 14:36 ` Russell King - ARM Linux 2017-05-30 14:26 ` Thomas Petazzoni 2017-05-30 14:26 ` Thomas Petazzoni 2017-05-30 14:26 ` Thomas Petazzoni 2017-05-30 14:39 ` Russell King - ARM Linux 2017-05-30 14:39 ` Russell King - ARM Linux 2017-05-30 14:39 ` Russell King - ARM Linux 2017-05-30 14:49 ` Andrew Lunn 2017-05-30 14:49 ` Andrew Lunn 2017-05-30 14:49 ` Andrew Lunn 2017-05-30 15:08 ` Russell King - ARM Linux 2017-05-30 15:08 ` Russell King - ARM Linux 2017-05-30 13:28 ` Thomas Petazzoni 2017-05-30 13:28 ` Thomas Petazzoni 2017-05-30 13:28 ` Thomas Petazzoni 2017-05-30 9:16 ` [PATCH 5/6] arm64: marvell: enable ICU and GICP drivers Thomas Petazzoni 2017-05-30 9:16 ` Thomas Petazzoni 2017-05-30 9:16 ` Thomas Petazzoni 2017-05-30 9:16 ` [PATCH 6/6] arm64: dts: marvell: enable GICP and ICU on Armada 7K/8K Thomas Petazzoni 2017-05-30 9:16 ` Thomas Petazzoni 2017-05-30 14:02 ` Marc Zyngier 2017-05-30 14:02 ` Marc Zyngier 2017-05-30 14:02 ` Marc Zyngier 2017-05-30 14:28 ` Thomas Petazzoni 2017-05-30 14:28 ` Thomas Petazzoni 2017-05-30 14:28 ` Thomas Petazzoni 2017-05-30 9:16 ` [PATCH 6/6] arm64: dts: marvell: enable GICP and ICU Thomas Petazzoni 2017-05-30 9:16 ` Thomas Petazzoni 2017-05-30 9:22 ` Thomas Petazzoni 2017-05-30 9:22 ` Thomas Petazzoni 2017-05-30 9:22 ` Thomas Petazzoni 2017-05-30 14:15 ` [PATCH 0/6] Add support for the ICU unit in Marvell Armada 7K/8K Marc Zyngier 2017-05-30 14:15 ` Marc Zyngier 2017-05-30 14:15 ` Marc Zyngier
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1496135772-20694-2-git-send-email-thomas.petazzoni@free-electrons.com \ --to=thomas.petazzoni@free-electrons.com \ --cc=andrew@lunn.ch \ --cc=antoine.tenart@free-electrons.com \ --cc=devicetree@vger.kernel.org \ --cc=galak@codeaurora.org \ --cc=gregory.clement@free-electrons.com \ --cc=hannah@marvell.com \ --cc=ijc+devicetree@hellion.org.uk \ --cc=jason@lakedaemon.net \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=marc.zyngier@arm.com \ --cc=mark.rutland@arm.com \ --cc=nadavh@marvell.com \ --cc=pawel.moll@arm.com \ --cc=robh+dt@kernel.org \ --cc=sebastian.hesselbarth@gmail.com \ --cc=tglx@linutronix.de \ --cc=yehuday@marvell.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.