From: Manish Narani <manish.narani@xilinx.com>
To: <robh+dt@kernel.org>, <mark.rutland@arm.com>,
<catalin.marinas@arm.com>, <will.deacon@arm.com>,
<mdf@kernel.org>, <stefan.krsmanovic@aggios.com>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>, <linux-mmc@vger.kernel.org>,
<devicetree@vger.kernel.org>, <adrian.hunter@intel.com>,
<michal.simek@xilinx.com>, <ulf.hansson@linaro.org>
Cc: Manish Narani <manish.narani@xilinx.com>
Subject: [RFC PATCH 2/3] dt: bindings: Add SD tap value properties details
Date: Thu, 7 Jun 2018 17:41:39 +0530 [thread overview]
Message-ID: <1528373500-24663-2-git-send-email-manish.narani@xilinx.com> (raw)
In-Reply-To: <1528373500-24663-1-git-send-email-manish.narani@xilinx.com>
This patch adds details of SD tap value properties in device tree.
Signed-off-by: Manish Narani <manish.narani@xilinx.com>
---
.../devicetree/bindings/mmc/arasan,sdhci.txt | 26 ++++++++++++++++++++++
1 file changed, 26 insertions(+)
diff --git a/Documentation/devicetree/bindings/mmc/arasan,sdhci.txt b/Documentation/devicetree/bindings/mmc/arasan,sdhci.txt
index 60481bf..0e08877 100644
--- a/Documentation/devicetree/bindings/mmc/arasan,sdhci.txt
+++ b/Documentation/devicetree/bindings/mmc/arasan,sdhci.txt
@@ -15,6 +15,8 @@ Required Properties:
- "arasan,sdhci-5.1": generic Arasan SDHCI 5.1 PHY
- "rockchip,rk3399-sdhci-5.1", "arasan,sdhci-5.1": rk3399 eMMC PHY
For this device it is strongly suggested to include arasan,soc-ctl-syscon.
+ - "xlnx,zynqmp-8.9a": Xilinx ZynqMP Arasan SDHCI 8.9a PHY
+ For this device it is strongly suggested to include arasan,soc-ctl-syscon.
- reg: From mmc bindings: Register location and length.
- clocks: From clock bindings: Handles to clock inputs.
- clock-names: From clock bindings: Tuple including "clk_xin" and "clk_ahb"
@@ -26,6 +28,30 @@ Required Properties for "arasan,sdhci-5.1":
- phys: From PHY bindings: Phandle for the Generic PHY for arasan.
- phy-names: MUST be "phy_arasan".
+Required Properties for "xlnx,zynqmp-8.9a":
+ - xlnx,mio_bank: The value will be 0/1/2 depending on MIO bank selection.
+ - xlnx,device_id: Unique Id of the device, value will be 0/1.
+ - xlnx,itap_delay_sd_hsd: Input Tap Delay for SD HS.
+ - xlnx,itap_delay_sdr25: Input Tap Delay for SDR25.
+ - xlnx,itap_delay_sdr50: Input Tap Delay for SDR50.
+ - xlnx,itap_delay_sdr104_b0: Input Tap Delay for SDR104.
+ - xlnx,itap_delay_sdr104_b2: Input Tap Delay for SDR104.
+ - xlnx,itap_delay_sd_ddr50: Input Tap Delay for SD DDR50.
+ - xlnx,itap_delay_mmc_hsd: Input Tap Delay for MMC HS.
+ - xlnx,itap_delay_mmc_ddr50: Input Tap Delay for MMC DDR50.
+ - xlnx,itap_delay_mmc_hs200_b0: Input Tap Delay for MMC HS200.
+ - xlnx,itap_delay_mmc_hs200_b2: Input Tap Delay for MMC HS200.
+ - xlnx,otap_delay_sd_hsd: Output Tap Delay for SD HS.
+ - xlnx,otap_delay_sdr25: Output Tap Delay for SDR25.
+ - xlnx,otap_delay_sdr50: Output Tap Delay for SDR50.
+ - xlnx,otap_delay_sdr104_b0: Output Tap Delay for SDR104.
+ - xlnx,otap_delay_sdr104_b2: Output Tap Delay for SDR104.
+ - xlnx,otap_delay_sd_ddr50: Output Tap Delay for DDR50.
+ - xlnx,otap_delay_mmc_hsd: Output Tap Delay for MMC HS.
+ - xlnx,otap_delay_mmc_ddr50: Output Tap Delay for MMC DDR50.
+ - xlnx,otap_delay_mmc_hs200_b0: Output Tap Delay for MMC HS200.
+ - xlnx,otap_delay_mmc_hs200_b2: Output Tap Delay for MMC HS200.
+
Optional Properties:
- arasan,soc-ctl-syscon: A phandle to a syscon device (see ../mfd/syscon.txt)
used to access core corecfg registers. Offsets of registers in this
--
2.7.4
This email and any attachments are intended for the sole use of the named recipient(s) and contain(s) confidential information that may be proprietary, privileged or copyrighted under applicable law. If you are not the intended recipient, do not read, copy, or forward this email message or any attachments. Delete this email message and any attachments immediately.
WARNING: multiple messages have this Message-ID (diff)
From: Manish Narani <manish.narani@xilinx.com>
To: robh+dt@kernel.org, mark.rutland@arm.com,
catalin.marinas@arm.com, will.deacon@arm.com, mdf@kernel.org,
stefan.krsmanovic@aggios.com,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org,
devicetree@vger.kernel.org, adrian.hunter@intel.com,
michal.simek@xilinx.com, ulf.hansson@linaro.org
Cc: Manish Narani <manish.narani@xilinx.com>
Subject: [RFC PATCH 2/3] dt: bindings: Add SD tap value properties details
Date: Thu, 7 Jun 2018 17:41:39 +0530 [thread overview]
Message-ID: <1528373500-24663-2-git-send-email-manish.narani@xilinx.com> (raw)
In-Reply-To: <1528373500-24663-1-git-send-email-manish.narani@xilinx.com>
This patch adds details of SD tap value properties in device tree.
Signed-off-by: Manish Narani <manish.narani@xilinx.com>
---
.../devicetree/bindings/mmc/arasan,sdhci.txt | 26 ++++++++++++++++++++++
1 file changed, 26 insertions(+)
diff --git a/Documentation/devicetree/bindings/mmc/arasan,sdhci.txt b/Documentation/devicetree/bindings/mmc/arasan,sdhci.txt
index 60481bf..0e08877 100644
--- a/Documentation/devicetree/bindings/mmc/arasan,sdhci.txt
+++ b/Documentation/devicetree/bindings/mmc/arasan,sdhci.txt
@@ -15,6 +15,8 @@ Required Properties:
- "arasan,sdhci-5.1": generic Arasan SDHCI 5.1 PHY
- "rockchip,rk3399-sdhci-5.1", "arasan,sdhci-5.1": rk3399 eMMC PHY
For this device it is strongly suggested to include arasan,soc-ctl-syscon.
+ - "xlnx,zynqmp-8.9a": Xilinx ZynqMP Arasan SDHCI 8.9a PHY
+ For this device it is strongly suggested to include arasan,soc-ctl-syscon.
- reg: From mmc bindings: Register location and length.
- clocks: From clock bindings: Handles to clock inputs.
- clock-names: From clock bindings: Tuple including "clk_xin" and "clk_ahb"
@@ -26,6 +28,30 @@ Required Properties for "arasan,sdhci-5.1":
- phys: From PHY bindings: Phandle for the Generic PHY for arasan.
- phy-names: MUST be "phy_arasan".
+Required Properties for "xlnx,zynqmp-8.9a":
+ - xlnx,mio_bank: The value will be 0/1/2 depending on MIO bank selection.
+ - xlnx,device_id: Unique Id of the device, value will be 0/1.
+ - xlnx,itap_delay_sd_hsd: Input Tap Delay for SD HS.
+ - xlnx,itap_delay_sdr25: Input Tap Delay for SDR25.
+ - xlnx,itap_delay_sdr50: Input Tap Delay for SDR50.
+ - xlnx,itap_delay_sdr104_b0: Input Tap Delay for SDR104.
+ - xlnx,itap_delay_sdr104_b2: Input Tap Delay for SDR104.
+ - xlnx,itap_delay_sd_ddr50: Input Tap Delay for SD DDR50.
+ - xlnx,itap_delay_mmc_hsd: Input Tap Delay for MMC HS.
+ - xlnx,itap_delay_mmc_ddr50: Input Tap Delay for MMC DDR50.
+ - xlnx,itap_delay_mmc_hs200_b0: Input Tap Delay for MMC HS200.
+ - xlnx,itap_delay_mmc_hs200_b2: Input Tap Delay for MMC HS200.
+ - xlnx,otap_delay_sd_hsd: Output Tap Delay for SD HS.
+ - xlnx,otap_delay_sdr25: Output Tap Delay for SDR25.
+ - xlnx,otap_delay_sdr50: Output Tap Delay for SDR50.
+ - xlnx,otap_delay_sdr104_b0: Output Tap Delay for SDR104.
+ - xlnx,otap_delay_sdr104_b2: Output Tap Delay for SDR104.
+ - xlnx,otap_delay_sd_ddr50: Output Tap Delay for DDR50.
+ - xlnx,otap_delay_mmc_hsd: Output Tap Delay for MMC HS.
+ - xlnx,otap_delay_mmc_ddr50: Output Tap Delay for MMC DDR50.
+ - xlnx,otap_delay_mmc_hs200_b0: Output Tap Delay for MMC HS200.
+ - xlnx,otap_delay_mmc_hs200_b2: Output Tap Delay for MMC HS200.
+
Optional Properties:
- arasan,soc-ctl-syscon: A phandle to a syscon device (see ../mfd/syscon.txt)
used to access core corecfg registers. Offsets of registers in this
--
2.7.4
This email and any attachments are intended for the sole use of the named recipient(s) and contain(s) confidential information that may be proprietary, privileged or copyrighted under applicable law. If you are not the intended recipient, do not read, copy, or forward this email message or any attachments. Delete this email message and any attachments immediately.
WARNING: multiple messages have this Message-ID (diff)
From: manish.narani@xilinx.com (Manish Narani)
To: linux-arm-kernel@lists.infradead.org
Subject: [RFC PATCH 2/3] dt: bindings: Add SD tap value properties details
Date: Thu, 7 Jun 2018 17:41:39 +0530 [thread overview]
Message-ID: <1528373500-24663-2-git-send-email-manish.narani@xilinx.com> (raw)
In-Reply-To: <1528373500-24663-1-git-send-email-manish.narani@xilinx.com>
This patch adds details of SD tap value properties in device tree.
Signed-off-by: Manish Narani <manish.narani@xilinx.com>
---
.../devicetree/bindings/mmc/arasan,sdhci.txt | 26 ++++++++++++++++++++++
1 file changed, 26 insertions(+)
diff --git a/Documentation/devicetree/bindings/mmc/arasan,sdhci.txt b/Documentation/devicetree/bindings/mmc/arasan,sdhci.txt
index 60481bf..0e08877 100644
--- a/Documentation/devicetree/bindings/mmc/arasan,sdhci.txt
+++ b/Documentation/devicetree/bindings/mmc/arasan,sdhci.txt
@@ -15,6 +15,8 @@ Required Properties:
- "arasan,sdhci-5.1": generic Arasan SDHCI 5.1 PHY
- "rockchip,rk3399-sdhci-5.1", "arasan,sdhci-5.1": rk3399 eMMC PHY
For this device it is strongly suggested to include arasan,soc-ctl-syscon.
+ - "xlnx,zynqmp-8.9a": Xilinx ZynqMP Arasan SDHCI 8.9a PHY
+ For this device it is strongly suggested to include arasan,soc-ctl-syscon.
- reg: From mmc bindings: Register location and length.
- clocks: From clock bindings: Handles to clock inputs.
- clock-names: From clock bindings: Tuple including "clk_xin" and "clk_ahb"
@@ -26,6 +28,30 @@ Required Properties for "arasan,sdhci-5.1":
- phys: From PHY bindings: Phandle for the Generic PHY for arasan.
- phy-names: MUST be "phy_arasan".
+Required Properties for "xlnx,zynqmp-8.9a":
+ - xlnx,mio_bank: The value will be 0/1/2 depending on MIO bank selection.
+ - xlnx,device_id: Unique Id of the device, value will be 0/1.
+ - xlnx,itap_delay_sd_hsd: Input Tap Delay for SD HS.
+ - xlnx,itap_delay_sdr25: Input Tap Delay for SDR25.
+ - xlnx,itap_delay_sdr50: Input Tap Delay for SDR50.
+ - xlnx,itap_delay_sdr104_b0: Input Tap Delay for SDR104.
+ - xlnx,itap_delay_sdr104_b2: Input Tap Delay for SDR104.
+ - xlnx,itap_delay_sd_ddr50: Input Tap Delay for SD DDR50.
+ - xlnx,itap_delay_mmc_hsd: Input Tap Delay for MMC HS.
+ - xlnx,itap_delay_mmc_ddr50: Input Tap Delay for MMC DDR50.
+ - xlnx,itap_delay_mmc_hs200_b0: Input Tap Delay for MMC HS200.
+ - xlnx,itap_delay_mmc_hs200_b2: Input Tap Delay for MMC HS200.
+ - xlnx,otap_delay_sd_hsd: Output Tap Delay for SD HS.
+ - xlnx,otap_delay_sdr25: Output Tap Delay for SDR25.
+ - xlnx,otap_delay_sdr50: Output Tap Delay for SDR50.
+ - xlnx,otap_delay_sdr104_b0: Output Tap Delay for SDR104.
+ - xlnx,otap_delay_sdr104_b2: Output Tap Delay for SDR104.
+ - xlnx,otap_delay_sd_ddr50: Output Tap Delay for DDR50.
+ - xlnx,otap_delay_mmc_hsd: Output Tap Delay for MMC HS.
+ - xlnx,otap_delay_mmc_ddr50: Output Tap Delay for MMC DDR50.
+ - xlnx,otap_delay_mmc_hs200_b0: Output Tap Delay for MMC HS200.
+ - xlnx,otap_delay_mmc_hs200_b2: Output Tap Delay for MMC HS200.
+
Optional Properties:
- arasan,soc-ctl-syscon: A phandle to a syscon device (see ../mfd/syscon.txt)
used to access core corecfg registers. Offsets of registers in this
--
2.7.4
This email and any attachments are intended for the sole use of the named recipient(s) and contain(s) confidential information that may be proprietary, privileged or copyrighted under applicable law. If you are not the intended recipient, do not read, copy, or forward this email message or any attachments. Delete this email message and any attachments immediately.
next prev parent reply other threads:[~2018-06-07 12:12 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-06-07 12:11 [RFC PATCH 1/3] arm64: zynqmp: dt: Add support for setting SD tap delays Manish Narani
2018-06-07 12:11 ` Manish Narani
2018-06-07 12:11 ` Manish Narani
2018-06-07 12:11 ` Manish Narani [this message]
2018-06-07 12:11 ` [RFC PATCH 2/3] dt: bindings: Add SD tap value properties details Manish Narani
2018-06-07 12:11 ` Manish Narani
2018-06-07 12:47 ` Mark Rutland
2018-06-07 12:47 ` Mark Rutland
2018-06-21 12:41 ` Manish Narani
2018-06-21 12:41 ` Manish Narani
2018-06-21 12:41 ` Manish Narani
2018-06-07 12:11 ` [RFC PATCH 3/3] sdhci: arasan: Add support to read Tap Delay values from DT Manish Narani
2018-06-07 12:11 ` Manish Narani
2018-06-07 12:11 ` Manish Narani
2018-06-14 5:38 ` Manish Narani
2018-06-14 5:38 ` Manish Narani
2018-06-14 5:38 ` Manish Narani
2018-06-19 11:38 ` Adrian Hunter
2018-06-19 11:38 ` Adrian Hunter
2018-06-19 11:38 ` Adrian Hunter
2018-06-21 12:54 ` Manish Narani
2018-06-21 12:54 ` Manish Narani
2018-06-21 12:54 ` Manish Narani
2018-07-09 10:38 ` Manish Narani
2018-07-09 10:38 ` Manish Narani
2018-07-09 10:38 ` Manish Narani
2018-07-10 8:31 ` Ulf Hansson
2018-07-10 8:31 ` Ulf Hansson
2018-07-20 6:23 ` Manish Narani
2018-07-20 6:23 ` Manish Narani
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1528373500-24663-2-git-send-email-manish.narani@xilinx.com \
--to=manish.narani@xilinx.com \
--cc=adrian.hunter@intel.com \
--cc=catalin.marinas@arm.com \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mmc@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=mdf@kernel.org \
--cc=michal.simek@xilinx.com \
--cc=robh+dt@kernel.org \
--cc=stefan.krsmanovic@aggios.com \
--cc=ulf.hansson@linaro.org \
--cc=will.deacon@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.