All of lore.kernel.org
 help / color / mirror / Atom feed
From: Aleksandar Markovic <aleksandar.markovic@rt-rk.com>
To: qemu-devel@nongnu.org
Cc: peter.maydell@linaro.org
Subject: [Qemu-devel] [PULL v2 9/9] target/mips: Fix gdbstub to read/write 64 bit FP registers
Date: Wed, 27 Jun 2018 20:29:09 +0200	[thread overview]
Message-ID: <1530124149-3900-10-git-send-email-aleksandar.markovic@rt-rk.com> (raw)
In-Reply-To: <1530124149-3900-1-git-send-email-aleksandar.markovic@rt-rk.com>

From: Yongbok Kim <yongbok.kim@mips.com>

Fix gdbstub to read/write 64 bit FP registers

Signed-off-by: Yongbok Kim <yongbok.kim@mips.com>
Reviewed-by: Aleksandar Markovic <aleksandar.markovic@mips.com>
Signed-off-by: Aleksandar Markovic <aleksandar.markovic@mips.com>
---
 target/mips/gdbstub.c | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/target/mips/gdbstub.c b/target/mips/gdbstub.c
index 6d1fb70..18e0e6d 100644
--- a/target/mips/gdbstub.c
+++ b/target/mips/gdbstub.c
@@ -39,7 +39,7 @@ int mips_cpu_gdb_read_register(CPUState *cs, uint8_t *mem_buf, int n)
             return gdb_get_regl(mem_buf, (int32_t)env->active_fpu.fcr0);
         default:
             if (env->CP0_Status & (1 << CP0St_FR)) {
-                return gdb_get_regl(mem_buf,
+                return gdb_get_reg64(mem_buf,
                     env->active_fpu.fpr[n - 38].d);
             } else {
                 return gdb_get_regl(mem_buf,
@@ -100,6 +100,7 @@ int mips_cpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)
             break;
         default:
             if (env->CP0_Status & (1 << CP0St_FR)) {
+                uint64_t tmp = ldq_p(mem_buf);
                 env->active_fpu.fpr[n - 38].d = tmp;
             } else {
                 env->active_fpu.fpr[n - 38].w[FP_ENDIAN_IDX] = tmp;
-- 
2.7.4

  parent reply	other threads:[~2018-06-27 18:29 UTC|newest]

Thread overview: 11+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-06-27 18:29 [Qemu-devel] [PULL v2 0/9] MIPS queue 2018-06-27 Aleksandar Markovic
2018-06-27 18:29 ` [Qemu-devel] [PULL v2 1/9] MAINTAINERS: update target-mips maintainers Aleksandar Markovic
2018-06-27 18:29 ` [Qemu-devel] [PULL v2 2/9] hw/mips/boston: don't make flash region 'nomigrate' Aleksandar Markovic
2018-06-27 18:29 ` [Qemu-devel] [PULL v2 3/9] hw/mips/mips_malta: don't make bios " Aleksandar Markovic
2018-06-27 18:29 ` [Qemu-devel] [PULL v2 4/9] hw/pci-host/xilinx-pcie: don't make "io" region be RAM Aleksandar Markovic
2018-06-27 18:29 ` [Qemu-devel] [PULL v2 5/9] target/mips: Raise a RI when given fs is n/a from CTC1 Aleksandar Markovic
2018-06-27 18:29 ` [Qemu-devel] [PULL v2 6/9] target/mips: Fix microMIPS on reset Aleksandar Markovic
2018-06-27 18:29 ` [Qemu-devel] [PULL v2 7/9] target/mips: Update gen_flt_ldst() Aleksandar Markovic
2018-06-27 18:29 ` [Qemu-devel] [PULL v2 8/9] target/mips: Fix data type for offset Aleksandar Markovic
2018-06-27 18:29 ` Aleksandar Markovic [this message]
2018-06-28 14:30 ` [Qemu-devel] [PULL v2 0/9] MIPS queue 2018-06-27 Peter Maydell

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1530124149-3900-10-git-send-email-aleksandar.markovic@rt-rk.com \
    --to=aleksandar.markovic@rt-rk.com \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.