From: Andrew Murray <andrew.murray@arm.com> To: Christoffer Dall <christoffer.dall@arm.com>, Marc Zyngier <marc.zyngier@arm.com>, Catalin Marinas <catalin.marinas@arm.com>, Will Deacon <will.deacon@arm.com>, Mark Rutland <mark.rutland@arm.com> Cc: kvmarm@lists.cs.columbia.edu, linux-arm-kernel@lists.infradead.org Subject: [PATCH v7 0/5] arm64: Support perf event modifiers :G and :H Date: Tue, 11 Dec 2018 12:13:35 +0000 [thread overview] Message-ID: <1544530420-1477-1-git-send-email-andrew.murray@arm.com> (raw) This patchset provides support for perf event modifiers :G and :H which allows for filtering of PMU events between host and guests when used with KVM. As the underlying hardware cannot distinguish between guest and host context, the performance counters must be stopped and started upon entry/exit to the guest. This is performed at EL2 in a way that minimizes overhead and improves accuracy of recording events that only occur in the requested context. This has been tested with VHE and non-VHE kernels with a KVM guest. Changes from v6: - Move events_host/events_guest out of kvm_cpu_context Changes from v5: - Tweak logic in use of kvm_set_pmu_events Changes from v4: - Prevent unnecessary write_sysreg calls by improving __pmu_switch_to_xxx logic. Changes from v3: - Remove confusing _only suffix from bitfields in kvm_cpu_context - Remove unnecessary condition when clearing event bits in disable - Simplify API of KVM accessors - Prevent unnecessary setting of pmcnten when guest/host events are the same. Changes from v2: - Ensured that exclude_kernel works for guest - Removed unnecessary exclusion of EL2 with exclude_host on !VHE - Renamed kvm_clr_set_host_pmu_events to reflect args order - Added additional information to isb patch Changes from v1: - Removed unnecessary exclusion of EL1 with exclude_guest on VHE - Removed unnecessary isb from existing perf_event.c driver - Folded perf_event.c patches together - Added additional information to last patch commit message Andrew Murray (5): arm64: arm_pmu: remove unnecessary isb instruction arm64: KVM: encapsulate kvm_cpu_context in kvm_host_data arm64: KVM: add accessors to track guest/host only counters arm64: arm_pmu: Add support for exclude_host/exclude_guest attributes arm64: KVM: Enable support for :G/:H perf event modifiers arch/arm64/include/asm/kvm_host.h | 36 +++++++++++++++++++++++++-- arch/arm64/kernel/asm-offsets.c | 3 ++- arch/arm64/kernel/perf_event.c | 52 +++++++++++++++++++++++++++++++++------ arch/arm64/kvm/hyp/switch.c | 52 +++++++++++++++++++++++++++++++++++++++ virt/kvm/arm/arm.c | 4 ++- 5 files changed, 135 insertions(+), 12 deletions(-) -- 2.7.4
WARNING: multiple messages have this Message-ID (diff)
From: Andrew Murray <andrew.murray@arm.com> To: Christoffer Dall <christoffer.dall@arm.com>, Marc Zyngier <marc.zyngier@arm.com>, Catalin Marinas <catalin.marinas@arm.com>, Will Deacon <will.deacon@arm.com>, Mark Rutland <mark.rutland@arm.com> Cc: Suzuki K Poulose <suzuki.poulose@arm.com>, kvmarm@lists.cs.columbia.edu, linux-arm-kernel@lists.infradead.org, Julien Thierry <julien.thierry@arm.com> Subject: [PATCH v7 0/5] arm64: Support perf event modifiers :G and :H Date: Tue, 11 Dec 2018 12:13:35 +0000 [thread overview] Message-ID: <1544530420-1477-1-git-send-email-andrew.murray@arm.com> (raw) This patchset provides support for perf event modifiers :G and :H which allows for filtering of PMU events between host and guests when used with KVM. As the underlying hardware cannot distinguish between guest and host context, the performance counters must be stopped and started upon entry/exit to the guest. This is performed at EL2 in a way that minimizes overhead and improves accuracy of recording events that only occur in the requested context. This has been tested with VHE and non-VHE kernels with a KVM guest. Changes from v6: - Move events_host/events_guest out of kvm_cpu_context Changes from v5: - Tweak logic in use of kvm_set_pmu_events Changes from v4: - Prevent unnecessary write_sysreg calls by improving __pmu_switch_to_xxx logic. Changes from v3: - Remove confusing _only suffix from bitfields in kvm_cpu_context - Remove unnecessary condition when clearing event bits in disable - Simplify API of KVM accessors - Prevent unnecessary setting of pmcnten when guest/host events are the same. Changes from v2: - Ensured that exclude_kernel works for guest - Removed unnecessary exclusion of EL2 with exclude_host on !VHE - Renamed kvm_clr_set_host_pmu_events to reflect args order - Added additional information to isb patch Changes from v1: - Removed unnecessary exclusion of EL1 with exclude_guest on VHE - Removed unnecessary isb from existing perf_event.c driver - Folded perf_event.c patches together - Added additional information to last patch commit message Andrew Murray (5): arm64: arm_pmu: remove unnecessary isb instruction arm64: KVM: encapsulate kvm_cpu_context in kvm_host_data arm64: KVM: add accessors to track guest/host only counters arm64: arm_pmu: Add support for exclude_host/exclude_guest attributes arm64: KVM: Enable support for :G/:H perf event modifiers arch/arm64/include/asm/kvm_host.h | 36 +++++++++++++++++++++++++-- arch/arm64/kernel/asm-offsets.c | 3 ++- arch/arm64/kernel/perf_event.c | 52 +++++++++++++++++++++++++++++++++------ arch/arm64/kvm/hyp/switch.c | 52 +++++++++++++++++++++++++++++++++++++++ virt/kvm/arm/arm.c | 4 ++- 5 files changed, 135 insertions(+), 12 deletions(-) -- 2.7.4 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next reply other threads:[~2018-12-11 12:14 UTC|newest] Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top 2018-12-11 12:13 Andrew Murray [this message] 2018-12-11 12:13 ` [PATCH v7 0/5] arm64: Support perf event modifiers :G and :H Andrew Murray 2018-12-11 12:13 ` [PATCH v7 1/5] arm64: arm_pmu: remove unnecessary isb instruction Andrew Murray 2018-12-11 12:13 ` Andrew Murray 2018-12-11 12:13 ` [PATCH v7 2/5] arm64: KVM: encapsulate kvm_cpu_context in kvm_host_data Andrew Murray 2018-12-11 12:13 ` Andrew Murray 2018-12-11 12:29 ` Christoffer Dall 2018-12-11 12:29 ` Christoffer Dall 2018-12-11 13:11 ` Andrew Murray 2018-12-11 13:11 ` Andrew Murray 2018-12-11 13:40 ` Christoffer Dall 2018-12-11 13:40 ` Christoffer Dall 2018-12-11 14:00 ` Andrew Murray 2018-12-11 14:00 ` Andrew Murray 2018-12-11 12:40 ` Suzuki K Poulose 2018-12-11 12:40 ` Suzuki K Poulose 2018-12-11 13:11 ` Andrew Murray 2018-12-11 13:11 ` Andrew Murray 2018-12-11 12:13 ` [PATCH v7 3/5] arm64: KVM: add accessors to track guest/host only counters Andrew Murray 2018-12-11 12:13 ` Andrew Murray 2018-12-11 12:13 ` [PATCH v7 4/5] arm64: arm_pmu: Add support for exclude_host/exclude_guest attributes Andrew Murray 2018-12-11 12:13 ` Andrew Murray 2018-12-11 12:13 ` [PATCH v7 5/5] arm64: KVM: Enable support for :G/:H perf event modifiers Andrew Murray 2018-12-11 12:13 ` Andrew Murray
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1544530420-1477-1-git-send-email-andrew.murray@arm.com \ --to=andrew.murray@arm.com \ --cc=catalin.marinas@arm.com \ --cc=christoffer.dall@arm.com \ --cc=kvmarm@lists.cs.columbia.edu \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=marc.zyngier@arm.com \ --cc=mark.rutland@arm.com \ --cc=will.deacon@arm.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.