* [Bug 1863247] [NEW] AArch64 EXT instruction for V register does not clear MSB side bits
@ 2020-02-14 13:06 Kentaro Kawakami
2020-02-14 17:51 ` [Bug 1863247] " Richard Henderson
` (4 more replies)
0 siblings, 5 replies; 6+ messages in thread
From: Kentaro Kawakami @ 2020-02-14 13:06 UTC (permalink / raw)
To: qemu-devel
Public bug reported:
On AArch64 CPU with SVE register, there seems to be a bug in the
operation when executing EXT instruction to V registers. Bits above the
128 bits of the SVE register must be cleared to 0, but qemu-aarch64
seems to hold the value.
Example
ext v0.16b, v1.16b v2.16b, 8
After executing above instruction, (N-1) to 128 bits of z0 register must
be 0, where N is SVE register width.
** Affects: qemu
Importance: Undecided
Status: New
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/1863247
Title:
AArch64 EXT instruction for V register does not clear MSB side bits
Status in QEMU:
New
Bug description:
On AArch64 CPU with SVE register, there seems to be a bug in the
operation when executing EXT instruction to V registers. Bits above
the 128 bits of the SVE register must be cleared to 0, but qemu-
aarch64 seems to hold the value.
Example
ext v0.16b, v1.16b v2.16b, 8
After executing above instruction, (N-1) to 128 bits of z0 register
must be 0, where N is SVE register width.
To manage notifications about this bug go to:
https://bugs.launchpad.net/qemu/+bug/1863247/+subscriptions
^ permalink raw reply [flat|nested] 6+ messages in thread
* [Bug 1863247] Re: AArch64 EXT instruction for V register does not clear MSB side bits
2020-02-14 13:06 [Bug 1863247] [NEW] AArch64 EXT instruction for V register does not clear MSB side bits Kentaro Kawakami
@ 2020-02-14 17:51 ` Richard Henderson
2020-03-10 9:04 ` Laurent Vivier
` (3 subsequent siblings)
4 siblings, 0 replies; 6+ messages in thread
From: Richard Henderson @ 2020-02-14 17:51 UTC (permalink / raw)
To: qemu-devel
Yep.
** Changed in: qemu
Status: New => In Progress
** Changed in: qemu
Assignee: (unassigned) => Richard Henderson (rth)
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/1863247
Title:
AArch64 EXT instruction for V register does not clear MSB side bits
Status in QEMU:
In Progress
Bug description:
On AArch64 CPU with SVE register, there seems to be a bug in the
operation when executing EXT instruction to V registers. Bits above
the 128 bits of the SVE register must be cleared to 0, but qemu-
aarch64 seems to hold the value.
Example
ext v0.16b, v1.16b v2.16b, 8
After executing above instruction, (N-1) to 128 bits of z0 register
must be 0, where N is SVE register width.
To manage notifications about this bug go to:
https://bugs.launchpad.net/qemu/+bug/1863247/+subscriptions
^ permalink raw reply [flat|nested] 6+ messages in thread
* [Bug 1863247] Re: AArch64 EXT instruction for V register does not clear MSB side bits
2020-02-14 13:06 [Bug 1863247] [NEW] AArch64 EXT instruction for V register does not clear MSB side bits Kentaro Kawakami
2020-02-14 17:51 ` [Bug 1863247] " Richard Henderson
@ 2020-03-10 9:04 ` Laurent Vivier
2020-03-25 14:29 ` Kentaro Kawakami
` (2 subsequent siblings)
4 siblings, 0 replies; 6+ messages in thread
From: Laurent Vivier @ 2020-03-10 9:04 UTC (permalink / raw)
To: qemu-devel
Fixed here:
https://git.qemu.org/?p=qemu.git;a=commitdiff;h=78cedfabd53b
** Changed in: qemu
Status: In Progress => Fix Committed
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/1863247
Title:
AArch64 EXT instruction for V register does not clear MSB side bits
Status in QEMU:
Fix Committed
Bug description:
On AArch64 CPU with SVE register, there seems to be a bug in the
operation when executing EXT instruction to V registers. Bits above
the 128 bits of the SVE register must be cleared to 0, but qemu-
aarch64 seems to hold the value.
Example
ext v0.16b, v1.16b v2.16b, 8
After executing above instruction, (N-1) to 128 bits of z0 register
must be 0, where N is SVE register width.
To manage notifications about this bug go to:
https://bugs.launchpad.net/qemu/+bug/1863247/+subscriptions
^ permalink raw reply [flat|nested] 6+ messages in thread
* [Bug 1863247] Re: AArch64 EXT instruction for V register does not clear MSB side bits
2020-02-14 13:06 [Bug 1863247] [NEW] AArch64 EXT instruction for V register does not clear MSB side bits Kentaro Kawakami
2020-02-14 17:51 ` [Bug 1863247] " Richard Henderson
2020-03-10 9:04 ` Laurent Vivier
@ 2020-03-25 14:29 ` Kentaro Kawakami
2020-03-25 14:55 ` Richard Henderson
2020-04-30 13:29 ` Laurent Vivier
4 siblings, 0 replies; 6+ messages in thread
From: Kentaro Kawakami @ 2020-03-25 14:29 UTC (permalink / raw)
To: qemu-devel
Thank you for bug fix.
I found trn1, trn2, zip1, zip2, uz1, uz2 instructions seem to have same bug.
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/1863247
Title:
AArch64 EXT instruction for V register does not clear MSB side bits
Status in QEMU:
Fix Committed
Bug description:
On AArch64 CPU with SVE register, there seems to be a bug in the
operation when executing EXT instruction to V registers. Bits above
the 128 bits of the SVE register must be cleared to 0, but qemu-
aarch64 seems to hold the value.
Example
ext v0.16b, v1.16b v2.16b, 8
After executing above instruction, (N-1) to 128 bits of z0 register
must be 0, where N is SVE register width.
To manage notifications about this bug go to:
https://bugs.launchpad.net/qemu/+bug/1863247/+subscriptions
^ permalink raw reply [flat|nested] 6+ messages in thread
* [Bug 1863247] Re: AArch64 EXT instruction for V register does not clear MSB side bits
2020-02-14 13:06 [Bug 1863247] [NEW] AArch64 EXT instruction for V register does not clear MSB side bits Kentaro Kawakami
` (2 preceding siblings ...)
2020-03-25 14:29 ` Kentaro Kawakami
@ 2020-03-25 14:55 ` Richard Henderson
2020-04-30 13:29 ` Laurent Vivier
4 siblings, 0 replies; 6+ messages in thread
From: Richard Henderson @ 2020-03-25 14:55 UTC (permalink / raw)
To: qemu-devel
All of those, and tbl, tbx, ins, are fixed in the three subsequent
commits.
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/1863247
Title:
AArch64 EXT instruction for V register does not clear MSB side bits
Status in QEMU:
Fix Committed
Bug description:
On AArch64 CPU with SVE register, there seems to be a bug in the
operation when executing EXT instruction to V registers. Bits above
the 128 bits of the SVE register must be cleared to 0, but qemu-
aarch64 seems to hold the value.
Example
ext v0.16b, v1.16b v2.16b, 8
After executing above instruction, (N-1) to 128 bits of z0 register
must be 0, where N is SVE register width.
To manage notifications about this bug go to:
https://bugs.launchpad.net/qemu/+bug/1863247/+subscriptions
^ permalink raw reply [flat|nested] 6+ messages in thread
* [Bug 1863247] Re: AArch64 EXT instruction for V register does not clear MSB side bits
2020-02-14 13:06 [Bug 1863247] [NEW] AArch64 EXT instruction for V register does not clear MSB side bits Kentaro Kawakami
` (3 preceding siblings ...)
2020-03-25 14:55 ` Richard Henderson
@ 2020-04-30 13:29 ` Laurent Vivier
4 siblings, 0 replies; 6+ messages in thread
From: Laurent Vivier @ 2020-04-30 13:29 UTC (permalink / raw)
To: qemu-devel
** Changed in: qemu
Status: Fix Committed => Fix Released
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/1863247
Title:
AArch64 EXT instruction for V register does not clear MSB side bits
Status in QEMU:
Fix Released
Bug description:
On AArch64 CPU with SVE register, there seems to be a bug in the
operation when executing EXT instruction to V registers. Bits above
the 128 bits of the SVE register must be cleared to 0, but qemu-
aarch64 seems to hold the value.
Example
ext v0.16b, v1.16b v2.16b, 8
After executing above instruction, (N-1) to 128 bits of z0 register
must be 0, where N is SVE register width.
To manage notifications about this bug go to:
https://bugs.launchpad.net/qemu/+bug/1863247/+subscriptions
^ permalink raw reply [flat|nested] 6+ messages in thread
end of thread, other threads:[~2020-04-30 13:51 UTC | newest]
Thread overview: 6+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-02-14 13:06 [Bug 1863247] [NEW] AArch64 EXT instruction for V register does not clear MSB side bits Kentaro Kawakami
2020-02-14 17:51 ` [Bug 1863247] " Richard Henderson
2020-03-10 9:04 ` Laurent Vivier
2020-03-25 14:29 ` Kentaro Kawakami
2020-03-25 14:55 ` Richard Henderson
2020-04-30 13:29 ` Laurent Vivier
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.