From: Jacob Pan <jacob.jun.pan@linux.intel.com> To: "Lu Baolu" <baolu.lu@linux.intel.com>, iommu@lists.linux-foundation.org, LKML <linux-kernel@vger.kernel.org>, Joerg Roedel <joro@8bytes.org>, David Woodhouse <dwmw2@infradead.org>, Alex Williamson <alex.williamson@redhat.com>, Jean-Philippe Brucker <jean-philippe@linaro.com> Cc: "Yi Liu" <yi.l.liu@intel.com>, "Tian, Kevin" <kevin.tian@intel.com>, Raj Ashok <ashok.raj@intel.com>, "Christoph Hellwig" <hch@infradead.org>, Jonathan Cameron <jic23@kernel.org>, Eric Auger <eric.auger@redhat.com>, Jacob Pan <jacob.jun.pan@linux.intel.com> Subject: [PATCH V10 09/11] iommu/vt-d: Cache virtual command capability register Date: Fri, 20 Mar 2020 16:27:39 -0700 [thread overview] Message-ID: <1584746861-76386-10-git-send-email-jacob.jun.pan@linux.intel.com> (raw) In-Reply-To: <1584746861-76386-1-git-send-email-jacob.jun.pan@linux.intel.com> Virtual command registers are used in the guest only, to prevent vmexit cost, we cache the capability and store it during initialization. Signed-off-by: Jacob Pan <jacob.jun.pan@linux.intel.com> Reviewed-by: Eric Auger <eric.auger@redhat.com> Reviewed-by: Lu Baolu <baolu.lu@linux.intel.com> --- v7 Reviewed by Eric & Baolu --- --- drivers/iommu/dmar.c | 1 + include/linux/intel-iommu.h | 5 +++++ 2 files changed, 6 insertions(+) diff --git a/drivers/iommu/dmar.c b/drivers/iommu/dmar.c index 4d6b7b5b37ee..3b36491c8bbb 100644 --- a/drivers/iommu/dmar.c +++ b/drivers/iommu/dmar.c @@ -963,6 +963,7 @@ static int map_iommu(struct intel_iommu *iommu, u64 phys_addr) warn_invalid_dmar(phys_addr, " returns all ones"); goto unmap; } + iommu->vccap = dmar_readq(iommu->reg + DMAR_VCCAP_REG); /* the registers might be more than one page */ map_size = max_t(int, ecap_max_iotlb_offset(iommu->ecap), diff --git a/include/linux/intel-iommu.h b/include/linux/intel-iommu.h index 43539713b3b3..ccbf164fb711 100644 --- a/include/linux/intel-iommu.h +++ b/include/linux/intel-iommu.h @@ -194,6 +194,9 @@ #define ecap_max_handle_mask(e) ((e >> 20) & 0xf) #define ecap_sc_support(e) ((e >> 7) & 0x1) /* Snooping Control */ +/* Virtual command interface capabilities */ +#define vccap_pasid(v) ((v & DMA_VCS_PAS)) /* PASID allocation */ + /* IOTLB_REG */ #define DMA_TLB_FLUSH_GRANU_OFFSET 60 #define DMA_TLB_GLOBAL_FLUSH (((u64)1) << 60) @@ -287,6 +290,7 @@ /* PRS_REG */ #define DMA_PRS_PPR ((u32)1) +#define DMA_VCS_PAS ((u64)1) #define IOMMU_WAIT_OP(iommu, offset, op, cond, sts) \ do { \ @@ -537,6 +541,7 @@ struct intel_iommu { u64 reg_size; /* size of hw register set */ u64 cap; u64 ecap; + u64 vccap; u32 gcmd; /* Holds TE, EAFL. Don't need SRTP, SFL, WBF */ raw_spinlock_t register_lock; /* protect register handling */ int seq_id; /* sequence id of the iommu */ -- 2.7.4
WARNING: multiple messages have this Message-ID (diff)
From: Jacob Pan <jacob.jun.pan@linux.intel.com> To: "Lu Baolu" <baolu.lu@linux.intel.com>, iommu@lists.linux-foundation.org, LKML <linux-kernel@vger.kernel.org>, Joerg Roedel <joro@8bytes.org>, David Woodhouse <dwmw2@infradead.org>, Alex Williamson <alex.williamson@redhat.com>, Jean-Philippe Brucker <jean-philippe@linaro.com> Cc: "Tian, Kevin" <kevin.tian@intel.com>, Raj Ashok <ashok.raj@intel.com>, Jonathan Cameron <jic23@kernel.org> Subject: [PATCH V10 09/11] iommu/vt-d: Cache virtual command capability register Date: Fri, 20 Mar 2020 16:27:39 -0700 [thread overview] Message-ID: <1584746861-76386-10-git-send-email-jacob.jun.pan@linux.intel.com> (raw) In-Reply-To: <1584746861-76386-1-git-send-email-jacob.jun.pan@linux.intel.com> Virtual command registers are used in the guest only, to prevent vmexit cost, we cache the capability and store it during initialization. Signed-off-by: Jacob Pan <jacob.jun.pan@linux.intel.com> Reviewed-by: Eric Auger <eric.auger@redhat.com> Reviewed-by: Lu Baolu <baolu.lu@linux.intel.com> --- v7 Reviewed by Eric & Baolu --- --- drivers/iommu/dmar.c | 1 + include/linux/intel-iommu.h | 5 +++++ 2 files changed, 6 insertions(+) diff --git a/drivers/iommu/dmar.c b/drivers/iommu/dmar.c index 4d6b7b5b37ee..3b36491c8bbb 100644 --- a/drivers/iommu/dmar.c +++ b/drivers/iommu/dmar.c @@ -963,6 +963,7 @@ static int map_iommu(struct intel_iommu *iommu, u64 phys_addr) warn_invalid_dmar(phys_addr, " returns all ones"); goto unmap; } + iommu->vccap = dmar_readq(iommu->reg + DMAR_VCCAP_REG); /* the registers might be more than one page */ map_size = max_t(int, ecap_max_iotlb_offset(iommu->ecap), diff --git a/include/linux/intel-iommu.h b/include/linux/intel-iommu.h index 43539713b3b3..ccbf164fb711 100644 --- a/include/linux/intel-iommu.h +++ b/include/linux/intel-iommu.h @@ -194,6 +194,9 @@ #define ecap_max_handle_mask(e) ((e >> 20) & 0xf) #define ecap_sc_support(e) ((e >> 7) & 0x1) /* Snooping Control */ +/* Virtual command interface capabilities */ +#define vccap_pasid(v) ((v & DMA_VCS_PAS)) /* PASID allocation */ + /* IOTLB_REG */ #define DMA_TLB_FLUSH_GRANU_OFFSET 60 #define DMA_TLB_GLOBAL_FLUSH (((u64)1) << 60) @@ -287,6 +290,7 @@ /* PRS_REG */ #define DMA_PRS_PPR ((u32)1) +#define DMA_VCS_PAS ((u64)1) #define IOMMU_WAIT_OP(iommu, offset, op, cond, sts) \ do { \ @@ -537,6 +541,7 @@ struct intel_iommu { u64 reg_size; /* size of hw register set */ u64 cap; u64 ecap; + u64 vccap; u32 gcmd; /* Holds TE, EAFL. Don't need SRTP, SFL, WBF */ raw_spinlock_t register_lock; /* protect register handling */ int seq_id; /* sequence id of the iommu */ -- 2.7.4 _______________________________________________ iommu mailing list iommu@lists.linux-foundation.org https://lists.linuxfoundation.org/mailman/listinfo/iommu
next prev parent reply other threads:[~2020-03-20 23:22 UTC|newest] Thread overview: 135+ messages / expand[flat|nested] mbox.gz Atom feed top 2020-03-20 23:27 [PATCH V10 00/11] Nested Shared Virtual Address (SVA) VT-d support Jacob Pan 2020-03-20 23:27 ` Jacob Pan 2020-03-20 23:27 ` [PATCH V10 01/11] iommu/vt-d: Move domain helper to header Jacob Pan 2020-03-20 23:27 ` Jacob Pan 2020-03-27 11:48 ` Tian, Kevin 2020-03-27 11:48 ` Tian, Kevin 2020-03-20 23:27 ` [PATCH V10 02/11] iommu/uapi: Define a mask for bind data Jacob Pan 2020-03-20 23:27 ` Jacob Pan 2020-03-22 1:29 ` Lu Baolu 2020-03-22 1:29 ` Lu Baolu 2020-03-23 19:37 ` Jacob Pan 2020-03-23 19:37 ` Jacob Pan 2020-03-24 1:50 ` Lu Baolu 2020-03-24 1:50 ` Lu Baolu 2020-03-27 11:50 ` Tian, Kevin 2020-03-27 11:50 ` Tian, Kevin 2020-03-27 14:13 ` Auger Eric 2020-03-27 14:13 ` Auger Eric 2020-03-20 23:27 ` [PATCH V10 03/11] iommu/vt-d: Add a helper function to skip agaw Jacob Pan 2020-03-20 23:27 ` Jacob Pan 2020-03-27 11:53 ` Tian, Kevin 2020-03-27 11:53 ` Tian, Kevin 2020-03-29 7:20 ` Lu Baolu 2020-03-29 7:20 ` Lu Baolu 2020-03-30 17:50 ` Jacob Pan 2020-03-30 17:50 ` Jacob Pan 2020-03-20 23:27 ` [PATCH V10 04/11] iommu/vt-d: Use helper function to skip agaw for SL Jacob Pan 2020-03-20 23:27 ` Jacob Pan 2020-03-27 11:55 ` Tian, Kevin 2020-03-27 11:55 ` Tian, Kevin 2020-03-27 16:05 ` Auger Eric 2020-03-27 16:05 ` Auger Eric 2020-03-29 7:35 ` Lu Baolu 2020-03-29 7:35 ` Lu Baolu 2020-03-20 23:27 ` [PATCH V10 05/11] iommu/vt-d: Add nested translation helper function Jacob Pan 2020-03-20 23:27 ` Jacob Pan 2020-03-26 10:41 ` kbuild test robot 2020-03-27 12:21 ` Tian, Kevin 2020-03-27 12:21 ` Tian, Kevin 2020-03-29 8:03 ` Lu Baolu 2020-03-29 8:03 ` Lu Baolu 2020-03-30 18:21 ` Jacob Pan 2020-03-30 18:21 ` Jacob Pan 2020-03-31 3:36 ` Tian, Kevin 2020-03-31 3:36 ` Tian, Kevin 2020-03-29 11:35 ` Auger Eric 2020-03-29 11:35 ` Auger Eric 2020-04-01 20:06 ` Jacob Pan 2020-04-01 20:06 ` Jacob Pan 2020-03-20 23:27 ` [PATCH V10 06/11] iommu/vt-d: Add bind guest PASID support Jacob Pan 2020-03-20 23:27 ` Jacob Pan 2020-03-28 8:02 ` Tian, Kevin 2020-03-28 8:02 ` Tian, Kevin 2020-03-30 20:51 ` Jacob Pan 2020-03-30 20:51 ` Jacob Pan 2020-03-31 3:43 ` Tian, Kevin 2020-03-31 3:43 ` Tian, Kevin 2020-04-01 17:13 ` Jacob Pan 2020-04-01 17:13 ` Jacob Pan 2020-03-29 13:40 ` Auger Eric 2020-03-29 13:40 ` Auger Eric 2020-03-30 22:53 ` Jacob Pan 2020-03-30 22:53 ` Jacob Pan 2020-03-20 23:27 ` [PATCH V10 07/11] iommu/vt-d: Support flushing more translation cache types Jacob Pan 2020-03-20 23:27 ` Jacob Pan 2020-03-27 14:46 ` Auger Eric 2020-03-27 14:46 ` Auger Eric 2020-03-30 23:28 ` Jacob Pan 2020-03-30 23:28 ` Jacob Pan 2020-03-31 16:13 ` Jacob Pan 2020-03-31 16:13 ` Jacob Pan 2020-03-31 16:15 ` Auger Eric 2020-03-31 16:15 ` Auger Eric 2020-03-20 23:27 ` [PATCH V10 08/11] iommu/vt-d: Add svm/sva invalidate function Jacob Pan 2020-03-20 23:27 ` Jacob Pan 2020-03-28 10:01 ` Tian, Kevin 2020-03-28 10:01 ` Tian, Kevin 2020-03-29 15:34 ` Auger Eric 2020-03-29 15:34 ` Auger Eric 2020-03-31 2:49 ` Tian, Kevin 2020-03-31 2:49 ` Tian, Kevin 2020-03-31 20:58 ` Jacob Pan 2020-03-31 20:58 ` Jacob Pan 2020-04-01 6:29 ` Tian, Kevin 2020-04-01 6:29 ` Tian, Kevin 2020-04-01 7:13 ` Liu, Yi L 2020-04-01 7:13 ` Liu, Yi L 2020-04-01 7:32 ` Auger Eric 2020-04-01 7:32 ` Auger Eric 2020-04-01 16:05 ` Jacob Pan 2020-04-01 16:05 ` Jacob Pan 2020-04-02 15:54 ` Jacob Pan 2020-04-02 15:54 ` Jacob Pan 2020-03-29 16:05 ` Auger Eric 2020-03-29 16:05 ` Auger Eric 2020-03-31 3:34 ` Tian, Kevin 2020-03-31 3:34 ` Tian, Kevin 2020-03-31 21:07 ` Jacob Pan 2020-03-31 21:07 ` Jacob Pan 2020-04-01 6:32 ` Tian, Kevin 2020-04-01 6:32 ` Tian, Kevin 2020-03-31 18:13 ` Jacob Pan 2020-03-31 18:13 ` Jacob Pan 2020-04-01 6:24 ` Tian, Kevin 2020-04-01 6:24 ` Tian, Kevin 2020-04-01 6:57 ` Liu, Yi L 2020-04-01 6:57 ` Liu, Yi L 2020-04-01 16:03 ` Jacob Pan 2020-04-01 16:03 ` Jacob Pan 2020-03-29 16:05 ` Auger Eric 2020-03-29 16:05 ` Auger Eric 2020-03-31 22:28 ` Jacob Pan 2020-03-31 22:28 ` Jacob Pan 2020-03-20 23:27 ` Jacob Pan [this message] 2020-03-20 23:27 ` [PATCH V10 09/11] iommu/vt-d: Cache virtual command capability register Jacob Pan 2020-03-28 10:04 ` Tian, Kevin 2020-03-28 10:04 ` Tian, Kevin 2020-03-31 22:33 ` Jacob Pan 2020-03-31 22:33 ` Jacob Pan 2020-03-20 23:27 ` [PATCH V10 10/11] iommu/vt-d: Enlightened PASID allocation Jacob Pan 2020-03-20 23:27 ` Jacob Pan 2020-03-28 10:08 ` Tian, Kevin 2020-03-28 10:08 ` Tian, Kevin 2020-03-31 22:37 ` Jacob Pan 2020-03-31 22:37 ` Jacob Pan 2020-03-20 23:27 ` [PATCH V10 11/11] iommu/vt-d: Add custom allocator for IOASID Jacob Pan 2020-03-20 23:27 ` Jacob Pan 2020-03-28 10:22 ` Tian, Kevin 2020-03-28 10:22 ` Tian, Kevin 2020-04-01 15:47 ` Jacob Pan 2020-04-01 15:47 ` Jacob Pan 2020-04-02 2:18 ` Tian, Kevin 2020-04-02 2:18 ` Tian, Kevin 2020-04-02 20:28 ` Jacob Pan 2020-04-02 20:28 ` Jacob Pan
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1584746861-76386-10-git-send-email-jacob.jun.pan@linux.intel.com \ --to=jacob.jun.pan@linux.intel.com \ --cc=alex.williamson@redhat.com \ --cc=ashok.raj@intel.com \ --cc=baolu.lu@linux.intel.com \ --cc=dwmw2@infradead.org \ --cc=eric.auger@redhat.com \ --cc=hch@infradead.org \ --cc=iommu@lists.linux-foundation.org \ --cc=jean-philippe@linaro.com \ --cc=jic23@kernel.org \ --cc=joro@8bytes.org \ --cc=kevin.tian@intel.com \ --cc=linux-kernel@vger.kernel.org \ --cc=yi.l.liu@intel.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.