From: Sai Krishna Potthuri <lakshmi.sai.krishna.potthuri@xilinx.com> To: Mark Brown <broonie@kernel.org>, Rob Herring <robh+dt@kernel.org>, Pratyush Yadav <p.yadav@ti.com>, Michal Simek <michal.simek@xilinx.com>, "Greg Kroah-Hartman" <gregkh@linuxfoundation.org> Cc: <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-spi@vger.kernel.org>, <git@xilinx.com>, <saikrishna12468@gmail.com>, Arnd Bergmann <arnd@arndb.de>, Nobuhiro Iwamatsu <iwamatsu@nigauri.org>, Sai Krishna Potthuri <lakshmi.sai.krishna.potthuri@xilinx.com> Subject: [PATCH 0/4] spi: cadence-quadspi: Add Xilinx Versal OSPI support Date: Fri, 24 Sep 2021 15:37:07 +0530 [thread overview] Message-ID: <1632478031-12242-1-git-send-email-lakshmi.sai.krishna.potthuri@xilinx.com> (raw) Add Octal SPI(OSPI) controller support for Xilinx Versal SoC. Update the binding to add Xilinx Versal compatible string, also add 'power-domains' property and made as required for Xilinx Versal SoCs. Add API in xilinx firmware for configuring OSPI Mux, which is required to change the interface to OSPI. Xilinx Versal SoC has external DMA support, so by using the OSPI MUX selection, interface to the OSPI will be selected (either DMA interface or AXI slave interface). Xilinx Versal OSPI external DMA: Xilinx Versal OSPI DMA module is integrated to the Cadence OSPI Controller with the DMA write channel. Cadence OSPI Controller which reads the data from the Flash and stores in its internal SRAM and Xilinx Versal OSPI DMA which reads the data from the SRAM in the Cadence OSPI Controller using the DMA SRC channel and then the DMA DST channel initiates a write DMA transfer into the destined address location. Sai Krishna Potthuri (4): firmware: xilinx: Add OSPI Mux selection support dt-bindings: spi: cadence-quadspi: Add support for Xilinx Versal OSPI spi: cadence-quadspi: Add OSPI support for Xilinx Versal SoC spi: cadence-quadspi: Add Xilinx Versal external DMA support .../bindings/spi/cdns,qspi-nor.yaml | 12 + drivers/firmware/xilinx/zynqmp.c | 17 ++ drivers/spi/spi-cadence-quadspi.c | 214 ++++++++++++++++++ include/linux/firmware/xlnx-zynqmp.h | 12 + 4 files changed, 255 insertions(+) -- 2.17.1
WARNING: multiple messages have this Message-ID (diff)
From: Sai Krishna Potthuri <lakshmi.sai.krishna.potthuri@xilinx.com> To: Mark Brown <broonie@kernel.org>, Rob Herring <robh+dt@kernel.org>, Pratyush Yadav <p.yadav@ti.com>, Michal Simek <michal.simek@xilinx.com>, "Greg Kroah-Hartman" <gregkh@linuxfoundation.org> Cc: <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-spi@vger.kernel.org>, <git@xilinx.com>, <saikrishna12468@gmail.com>, Arnd Bergmann <arnd@arndb.de>, Nobuhiro Iwamatsu <iwamatsu@nigauri.org>, Sai Krishna Potthuri <lakshmi.sai.krishna.potthuri@xilinx.com> Subject: [PATCH 0/4] spi: cadence-quadspi: Add Xilinx Versal OSPI support Date: Fri, 24 Sep 2021 15:37:07 +0530 [thread overview] Message-ID: <1632478031-12242-1-git-send-email-lakshmi.sai.krishna.potthuri@xilinx.com> (raw) Add Octal SPI(OSPI) controller support for Xilinx Versal SoC. Update the binding to add Xilinx Versal compatible string, also add 'power-domains' property and made as required for Xilinx Versal SoCs. Add API in xilinx firmware for configuring OSPI Mux, which is required to change the interface to OSPI. Xilinx Versal SoC has external DMA support, so by using the OSPI MUX selection, interface to the OSPI will be selected (either DMA interface or AXI slave interface). Xilinx Versal OSPI external DMA: Xilinx Versal OSPI DMA module is integrated to the Cadence OSPI Controller with the DMA write channel. Cadence OSPI Controller which reads the data from the Flash and stores in its internal SRAM and Xilinx Versal OSPI DMA which reads the data from the SRAM in the Cadence OSPI Controller using the DMA SRC channel and then the DMA DST channel initiates a write DMA transfer into the destined address location. Sai Krishna Potthuri (4): firmware: xilinx: Add OSPI Mux selection support dt-bindings: spi: cadence-quadspi: Add support for Xilinx Versal OSPI spi: cadence-quadspi: Add OSPI support for Xilinx Versal SoC spi: cadence-quadspi: Add Xilinx Versal external DMA support .../bindings/spi/cdns,qspi-nor.yaml | 12 + drivers/firmware/xilinx/zynqmp.c | 17 ++ drivers/spi/spi-cadence-quadspi.c | 214 ++++++++++++++++++ include/linux/firmware/xlnx-zynqmp.h | 12 + 4 files changed, 255 insertions(+) -- 2.17.1 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next reply other threads:[~2021-09-24 10:09 UTC|newest] Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-09-24 10:07 Sai Krishna Potthuri [this message] 2021-09-24 10:07 ` [PATCH 0/4] spi: cadence-quadspi: Add Xilinx Versal OSPI support Sai Krishna Potthuri 2021-09-24 10:07 ` [PATCH 1/4] firmware: xilinx: Add OSPI Mux selection support Sai Krishna Potthuri 2021-09-24 10:07 ` Sai Krishna Potthuri 2021-09-24 11:36 ` Greg Kroah-Hartman 2021-09-24 11:36 ` Greg Kroah-Hartman 2021-09-24 12:12 ` Michal Simek 2021-09-24 12:12 ` Michal Simek 2021-09-24 12:22 ` Greg Kroah-Hartman 2021-09-24 12:22 ` Greg Kroah-Hartman 2021-09-24 12:49 ` Michal Simek 2021-09-24 12:49 ` Michal Simek 2021-09-24 13:44 ` Greg Kroah-Hartman 2021-09-24 13:44 ` Greg Kroah-Hartman 2021-09-24 10:07 ` [PATCH 2/4] dt-bindings: spi: cadence-quadspi: Add support for Xilinx Versal OSPI Sai Krishna Potthuri 2021-09-24 10:07 ` Sai Krishna Potthuri 2021-09-24 12:45 ` Rob Herring 2021-09-24 12:45 ` Rob Herring 2021-10-04 16:59 ` Rob Herring 2021-10-04 16:59 ` Rob Herring 2021-09-24 10:07 ` [PATCH 3/4] spi: cadence-quadspi: Add OSPI support for Xilinx Versal SoC Sai Krishna Potthuri 2021-09-24 10:07 ` Sai Krishna Potthuri 2021-09-24 10:07 ` [PATCH 4/4] spi: cadence-quadspi: Add Xilinx Versal external DMA support Sai Krishna Potthuri 2021-09-24 10:07 ` Sai Krishna Potthuri 2021-10-02 0:16 ` [PATCH 0/4] spi: cadence-quadspi: Add Xilinx Versal OSPI support Mark Brown 2021-10-02 0:16 ` Mark Brown
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1632478031-12242-1-git-send-email-lakshmi.sai.krishna.potthuri@xilinx.com \ --to=lakshmi.sai.krishna.potthuri@xilinx.com \ --cc=arnd@arndb.de \ --cc=broonie@kernel.org \ --cc=devicetree@vger.kernel.org \ --cc=git@xilinx.com \ --cc=gregkh@linuxfoundation.org \ --cc=iwamatsu@nigauri.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-spi@vger.kernel.org \ --cc=michal.simek@xilinx.com \ --cc=p.yadav@ti.com \ --cc=robh+dt@kernel.org \ --cc=saikrishna12468@gmail.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.