From: Russell King - ARM Linux <linux@arm.linux.org.uk> To: Catalin Marinas <catalin.marinas@arm.com> Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v2 08/20] ARM: LPAE: MMU setup for the 3-level page table format Date: Mon, 22 Nov 2010 13:10:10 +0000 [thread overview] Message-ID: <20101122131010.GD31227@n2100.arm.linux.org.uk> (raw) In-Reply-To: <1289584840-18097-9-git-send-email-catalin.marinas@arm.com> On Fri, Nov 12, 2010 at 06:00:28PM +0000, Catalin Marinas wrote: > This patch adds the MMU initialisation for the LPAE page table format. > The swapper_pg_dir size with LPAE is 5 rather than 4 pages. The > __v7_setup function configures the TTBRx split based on the PAGE_OFFSET > and sets the corresponding TTB control and MAIRx bits (similar to > PRRR/NMRR for TEX remapping). The 36-bit mappings (supersections) and > a few other memory types in mmu.c are conditionally compiled. > > Signed-off-by: Catalin Marinas <catalin.marinas@arm.com> > --- > arch/arm/kernel/head.S | 96 +++++++++++++++++++++++++++++++------------ > arch/arm/mm/mmu.c | 32 ++++++++++++++- > arch/arm/mm/proc-macros.S | 5 +- > arch/arm/mm/proc-v7.S | 99 ++++++++++++++++++++++++++++++++++++++++---- > 4 files changed, 193 insertions(+), 39 deletions(-) > > diff --git a/arch/arm/kernel/head.S b/arch/arm/kernel/head.S > index dd6b369..fd8a29e 100644 > --- a/arch/arm/kernel/head.S > +++ b/arch/arm/kernel/head.S > @@ -21,6 +21,7 @@ > #include <asm/memory.h> > #include <asm/thread_info.h> > #include <asm/system.h> > +#include <asm/pgtable.h> > > #ifdef CONFIG_DEBUG_LL > #include <mach/debug-macro.S> > @@ -45,11 +46,20 @@ > #error KERNEL_RAM_VADDR must start at 0xXXXX8000 > #endif > > +#ifdef CONFIG_ARM_LPAE > + /* LPAE requires an additional page for the PGD */ > +#define PG_DIR_SIZE 0x5000 > +#define PTE_WORDS 3 > +#else > +#define PG_DIR_SIZE 0x4000 > +#define PTE_WORDS 2 PTE is not the right prefix here - we don't deal with the lowest level of page tables, which in Linux is called PTE. I think you mean PMD_WORDS instead. > +#endif > + > .globl swapper_pg_dir > - .equ swapper_pg_dir, KERNEL_RAM_VADDR - 0x4000 > + .equ swapper_pg_dir, KERNEL_RAM_VADDR - PG_DIR_SIZE > > .macro pgtbl, rd > - ldr \rd, =(KERNEL_RAM_PADDR - 0x4000) > + ldr \rd, =(KERNEL_RAM_PADDR - PG_DIR_SIZE) > .endm > > #ifdef CONFIG_XIP_KERNEL > @@ -129,11 +139,11 @@ __create_page_tables: > pgtbl r4 @ page table address > > /* > - * Clear the 16K level 1 swapper page table > + * Clear the swapper page table > */ > mov r0, r4 > mov r3, #0 > - add r6, r0, #0x4000 > + add r6, r0, #PG_DIR_SIZE > 1: str r3, [r0], #4 > str r3, [r0], #4 > str r3, [r0], #4 > @@ -141,6 +151,23 @@ __create_page_tables: > teq r0, r6 > bne 1b > > +#ifdef CONFIG_ARM_LPAE > + /* > + * Build the PGD table (first level) to point to the PMD table. A PGD > + * entry is 64-bit wide and the top 32 bits are 0. > + */ > + mov r0, r4 > + add r3, r4, #0x1000 @ first PMD table address > + orr r3, r3, #3 @ PGD block type > + mov r6, #4 @ PTRS_PER_PGD > +1: str r3, [r0], #8 @ set PGD entry > + add r3, r3, #0x1000 @ next PMD table > + subs r6, r6, #1 > + bne 1b > + > + add r4, r4, #0x1000 @ point to the PMD tables > +#endif > + > ldr r7, [r10, #PROCINFO_MM_MMUFLAGS] @ mm_mmuflags > > /* > @@ -152,30 +179,30 @@ __create_page_tables: > sub r0, r0, r3 @ virt->phys offset > add r5, r5, r0 @ phys __enable_mmu > add r6, r6, r0 @ phys __enable_mmu_end > - mov r5, r5, lsr #20 > - mov r6, r6, lsr #20 > + mov r5, r5, lsr #SECTION_SHIFT > + mov r6, r6, lsr #SECTION_SHIFT > > -1: orr r3, r7, r5, lsl #20 @ flags + kernel base > - str r3, [r4, r5, lsl #2] @ identity mapping > - teq r5, r6 > - addne r5, r5, #1 @ next section > - bne 1b > +1: orr r3, r7, r5, lsl #SECTION_SHIFT @ flags + kernel base > + str r3, [r4, r5, lsl #PTE_WORDS] @ identity mapping > + cmp r5, r6 > + addlo r5, r5, #SECTION_SHIFT >> 20 @ next section > + blo 1b > > /* > * Now setup the pagetables for our kernel direct > * mapped region. > */ > mov r3, pc > - mov r3, r3, lsr #20 > - orr r3, r7, r3, lsl #20 > + mov r3, r3, lsr #SECTION_SHIFT > + orr r3, r7, r3, lsl #SECTION_SHIFT > add r0, r4, #(KERNEL_START & 0xff000000) >> 18 > - str r3, [r0, #(KERNEL_START & 0x00f00000) >> 18]! > + str r3, [r0, #(KERNEL_START & 0x00e00000) >> 18]! > ldr r6, =(KERNEL_END - 1) > - add r0, r0, #4 > + add r0, r0, #1 << PTE_WORDS > add r6, r4, r6, lsr #18 Are you sure these shifts by 18 places are correct? They're actually (val >> SECTION_SHIFT) << 2, so maybe they should be (SECTION_SHIFT - PMD_WORDS) ?
WARNING: multiple messages have this Message-ID (diff)
From: linux@arm.linux.org.uk (Russell King - ARM Linux) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 08/20] ARM: LPAE: MMU setup for the 3-level page table format Date: Mon, 22 Nov 2010 13:10:10 +0000 [thread overview] Message-ID: <20101122131010.GD31227@n2100.arm.linux.org.uk> (raw) In-Reply-To: <1289584840-18097-9-git-send-email-catalin.marinas@arm.com> On Fri, Nov 12, 2010 at 06:00:28PM +0000, Catalin Marinas wrote: > This patch adds the MMU initialisation for the LPAE page table format. > The swapper_pg_dir size with LPAE is 5 rather than 4 pages. The > __v7_setup function configures the TTBRx split based on the PAGE_OFFSET > and sets the corresponding TTB control and MAIRx bits (similar to > PRRR/NMRR for TEX remapping). The 36-bit mappings (supersections) and > a few other memory types in mmu.c are conditionally compiled. > > Signed-off-by: Catalin Marinas <catalin.marinas@arm.com> > --- > arch/arm/kernel/head.S | 96 +++++++++++++++++++++++++++++++------------ > arch/arm/mm/mmu.c | 32 ++++++++++++++- > arch/arm/mm/proc-macros.S | 5 +- > arch/arm/mm/proc-v7.S | 99 ++++++++++++++++++++++++++++++++++++++++---- > 4 files changed, 193 insertions(+), 39 deletions(-) > > diff --git a/arch/arm/kernel/head.S b/arch/arm/kernel/head.S > index dd6b369..fd8a29e 100644 > --- a/arch/arm/kernel/head.S > +++ b/arch/arm/kernel/head.S > @@ -21,6 +21,7 @@ > #include <asm/memory.h> > #include <asm/thread_info.h> > #include <asm/system.h> > +#include <asm/pgtable.h> > > #ifdef CONFIG_DEBUG_LL > #include <mach/debug-macro.S> > @@ -45,11 +46,20 @@ > #error KERNEL_RAM_VADDR must start at 0xXXXX8000 > #endif > > +#ifdef CONFIG_ARM_LPAE > + /* LPAE requires an additional page for the PGD */ > +#define PG_DIR_SIZE 0x5000 > +#define PTE_WORDS 3 > +#else > +#define PG_DIR_SIZE 0x4000 > +#define PTE_WORDS 2 PTE is not the right prefix here - we don't deal with the lowest level of page tables, which in Linux is called PTE. I think you mean PMD_WORDS instead. > +#endif > + > .globl swapper_pg_dir > - .equ swapper_pg_dir, KERNEL_RAM_VADDR - 0x4000 > + .equ swapper_pg_dir, KERNEL_RAM_VADDR - PG_DIR_SIZE > > .macro pgtbl, rd > - ldr \rd, =(KERNEL_RAM_PADDR - 0x4000) > + ldr \rd, =(KERNEL_RAM_PADDR - PG_DIR_SIZE) > .endm > > #ifdef CONFIG_XIP_KERNEL > @@ -129,11 +139,11 @@ __create_page_tables: > pgtbl r4 @ page table address > > /* > - * Clear the 16K level 1 swapper page table > + * Clear the swapper page table > */ > mov r0, r4 > mov r3, #0 > - add r6, r0, #0x4000 > + add r6, r0, #PG_DIR_SIZE > 1: str r3, [r0], #4 > str r3, [r0], #4 > str r3, [r0], #4 > @@ -141,6 +151,23 @@ __create_page_tables: > teq r0, r6 > bne 1b > > +#ifdef CONFIG_ARM_LPAE > + /* > + * Build the PGD table (first level) to point to the PMD table. A PGD > + * entry is 64-bit wide and the top 32 bits are 0. > + */ > + mov r0, r4 > + add r3, r4, #0x1000 @ first PMD table address > + orr r3, r3, #3 @ PGD block type > + mov r6, #4 @ PTRS_PER_PGD > +1: str r3, [r0], #8 @ set PGD entry > + add r3, r3, #0x1000 @ next PMD table > + subs r6, r6, #1 > + bne 1b > + > + add r4, r4, #0x1000 @ point to the PMD tables > +#endif > + > ldr r7, [r10, #PROCINFO_MM_MMUFLAGS] @ mm_mmuflags > > /* > @@ -152,30 +179,30 @@ __create_page_tables: > sub r0, r0, r3 @ virt->phys offset > add r5, r5, r0 @ phys __enable_mmu > add r6, r6, r0 @ phys __enable_mmu_end > - mov r5, r5, lsr #20 > - mov r6, r6, lsr #20 > + mov r5, r5, lsr #SECTION_SHIFT > + mov r6, r6, lsr #SECTION_SHIFT > > -1: orr r3, r7, r5, lsl #20 @ flags + kernel base > - str r3, [r4, r5, lsl #2] @ identity mapping > - teq r5, r6 > - addne r5, r5, #1 @ next section > - bne 1b > +1: orr r3, r7, r5, lsl #SECTION_SHIFT @ flags + kernel base > + str r3, [r4, r5, lsl #PTE_WORDS] @ identity mapping > + cmp r5, r6 > + addlo r5, r5, #SECTION_SHIFT >> 20 @ next section > + blo 1b > > /* > * Now setup the pagetables for our kernel direct > * mapped region. > */ > mov r3, pc > - mov r3, r3, lsr #20 > - orr r3, r7, r3, lsl #20 > + mov r3, r3, lsr #SECTION_SHIFT > + orr r3, r7, r3, lsl #SECTION_SHIFT > add r0, r4, #(KERNEL_START & 0xff000000) >> 18 > - str r3, [r0, #(KERNEL_START & 0x00f00000) >> 18]! > + str r3, [r0, #(KERNEL_START & 0x00e00000) >> 18]! > ldr r6, =(KERNEL_END - 1) > - add r0, r0, #4 > + add r0, r0, #1 << PTE_WORDS > add r6, r4, r6, lsr #18 Are you sure these shifts by 18 places are correct? They're actually (val >> SECTION_SHIFT) << 2, so maybe they should be (SECTION_SHIFT - PMD_WORDS) ?
next prev parent reply other threads:[~2010-11-22 13:10 UTC|newest] Thread overview: 154+ messages / expand[flat|nested] mbox.gz Atom feed top 2010-11-12 18:00 [PATCH v2 00/20] ARM: Add support for the Large Physical Address Extensions Catalin Marinas 2010-11-12 18:00 ` Catalin Marinas 2010-11-12 18:00 ` [PATCH v2 01/20] ARM: LPAE: Use PMD_(SHIFT|SIZE|MASK) instead of PGDIR_* Catalin Marinas 2010-11-12 18:00 ` Catalin Marinas 2010-11-22 12:43 ` Russell King - ARM Linux 2010-11-22 12:43 ` Russell King - ARM Linux 2010-11-22 13:00 ` Catalin Marinas 2010-11-22 13:00 ` Catalin Marinas 2010-11-22 13:28 ` Russell King - ARM Linux 2010-11-22 13:28 ` Russell King - ARM Linux 2010-11-12 18:00 ` [PATCH v2 02/20] ARM: LPAE: Factor out 2-level page table definitions into separate files Catalin Marinas 2010-11-12 18:00 ` Catalin Marinas 2010-11-15 23:31 ` Russell King - ARM Linux 2010-11-15 23:31 ` Russell King - ARM Linux 2010-11-16 9:14 ` Catalin Marinas 2010-11-16 9:14 ` Catalin Marinas 2010-11-16 9:59 ` Russell King - ARM Linux 2010-11-16 9:59 ` Russell King - ARM Linux 2010-11-16 10:02 ` Catalin Marinas 2010-11-16 10:02 ` Catalin Marinas 2010-11-16 10:04 ` Russell King - ARM Linux 2010-11-16 10:04 ` Russell King - ARM Linux 2010-11-16 10:11 ` Catalin Marinas 2010-11-16 10:11 ` Catalin Marinas 2010-11-12 18:00 ` [PATCH v2 03/20] ARM: LPAE: use u32 instead of unsigned long for 32-bit ptes Catalin Marinas 2010-11-12 18:00 ` Catalin Marinas 2010-11-14 13:19 ` Russell King - ARM Linux 2010-11-14 13:19 ` Russell King - ARM Linux 2010-11-14 14:09 ` Catalin Marinas 2010-11-14 14:09 ` Catalin Marinas 2010-11-14 14:13 ` Catalin Marinas 2010-11-14 14:13 ` Catalin Marinas 2010-11-14 15:14 ` Russell King - ARM Linux 2010-11-14 15:14 ` Russell King - ARM Linux 2010-11-15 9:39 ` Catalin Marinas 2010-11-15 9:39 ` Catalin Marinas 2010-11-15 9:47 ` Arnd Bergmann 2010-11-15 9:47 ` Arnd Bergmann 2010-11-15 9:51 ` Catalin Marinas 2010-11-15 9:51 ` Catalin Marinas 2010-11-15 22:11 ` Nicolas Pitre 2010-11-15 22:11 ` Nicolas Pitre 2010-11-15 23:35 ` Russell King - ARM Linux 2010-11-15 23:35 ` Russell King - ARM Linux 2010-11-16 9:19 ` Catalin Marinas 2010-11-16 9:19 ` Catalin Marinas 2010-11-15 22:07 ` Nicolas Pitre 2010-11-15 22:07 ` Nicolas Pitre 2010-11-15 17:36 ` Russell King - ARM Linux 2010-11-15 17:36 ` Russell King - ARM Linux 2010-11-15 17:39 ` Catalin Marinas 2010-11-15 17:39 ` Catalin Marinas 2010-11-16 19:34 ` Catalin Marinas 2010-11-16 19:34 ` Catalin Marinas 2010-11-12 18:00 ` [PATCH v2 04/20] ARM: LPAE: Do not assume Linux PTEs are always at PTRS_PER_PTE offset Catalin Marinas 2010-11-12 18:00 ` Catalin Marinas 2010-11-15 17:42 ` Russell King - ARM Linux 2010-11-15 17:42 ` Russell King - ARM Linux 2010-11-15 21:46 ` Catalin Marinas 2010-11-15 21:46 ` Catalin Marinas 2010-11-12 18:00 ` [PATCH v2 05/20] ARM: LPAE: Introduce L_PTE_NOEXEC and L_PTE_NOWRITE Catalin Marinas 2010-11-12 18:00 ` Catalin Marinas 2010-11-15 18:30 ` Russell King - ARM Linux 2010-11-15 18:30 ` Russell King - ARM Linux 2010-11-16 10:07 ` Catalin Marinas 2010-11-16 10:07 ` Catalin Marinas 2010-11-16 15:18 ` Catalin Marinas 2010-11-16 15:18 ` Catalin Marinas 2010-11-16 15:32 ` Catalin Marinas 2010-11-16 15:32 ` Catalin Marinas 2010-11-16 18:19 ` Russell King - ARM Linux 2010-11-16 18:19 ` Russell King - ARM Linux 2010-11-17 17:02 ` Catalin Marinas 2010-11-17 17:02 ` Catalin Marinas 2010-11-17 17:16 ` Russell King - ARM Linux 2010-11-17 17:16 ` Russell King - ARM Linux 2010-11-17 17:22 ` Catalin Marinas 2010-11-17 17:22 ` Catalin Marinas 2010-11-17 17:24 ` Russell King - ARM Linux 2010-11-17 17:24 ` Russell King - ARM Linux 2010-11-17 17:30 ` Catalin Marinas 2010-11-17 17:30 ` Catalin Marinas 2010-11-17 17:32 ` Russell King - ARM Linux 2010-11-17 17:32 ` Russell King - ARM Linux 2010-11-17 17:34 ` Catalin Marinas 2010-11-17 17:34 ` Catalin Marinas 2010-11-12 18:00 ` [PATCH v2 06/20] ARM: LPAE: Introduce the 3-level page table format definitions Catalin Marinas 2010-11-12 18:00 ` Catalin Marinas 2010-11-15 18:34 ` Russell King - ARM Linux 2010-11-15 18:34 ` Russell King - ARM Linux 2010-11-16 9:57 ` Catalin Marinas 2010-11-16 9:57 ` Catalin Marinas 2010-11-12 18:00 ` [PATCH v2 07/20] ARM: LPAE: Page table maintenance for the 3-level format Catalin Marinas 2010-11-12 18:00 ` Catalin Marinas 2010-11-22 12:58 ` Russell King - ARM Linux 2010-11-22 12:58 ` Russell King - ARM Linux 2010-11-12 18:00 ` [PATCH v2 08/20] ARM: LPAE: MMU setup for the 3-level page table format Catalin Marinas 2010-11-12 18:00 ` Catalin Marinas 2010-11-14 10:13 ` Catalin Marinas 2010-11-14 10:13 ` Catalin Marinas 2010-11-22 13:10 ` Russell King - ARM Linux [this message] 2010-11-22 13:10 ` Russell King - ARM Linux 2010-11-23 11:38 ` Catalin Marinas 2010-11-23 11:38 ` Catalin Marinas 2010-11-23 17:33 ` Russell King - ARM Linux 2010-11-23 17:33 ` Russell King - ARM Linux 2010-11-23 17:35 ` Catalin Marinas 2010-11-23 17:35 ` Catalin Marinas 2010-11-12 18:00 ` [PATCH v2 09/20] ARM: LPAE: Change setup_mm_for_reboot() to work with LPAE Catalin Marinas 2010-11-12 18:00 ` Catalin Marinas 2010-11-22 13:11 ` Russell King - ARM Linux 2010-11-22 13:11 ` Russell King - ARM Linux 2010-11-12 18:00 ` [PATCH v2 10/20] ARM: LPAE: Remove the FIRST_USER_PGD_NR and USER_PTRS_PER_PGD definitions Catalin Marinas 2010-11-12 18:00 ` Catalin Marinas 2010-11-22 13:11 ` Russell King - ARM Linux 2010-11-22 13:11 ` Russell King - ARM Linux 2010-11-12 18:00 ` [PATCH v2 11/20] ARM: LPAE: Add fault handling support Catalin Marinas 2010-11-12 18:00 ` Catalin Marinas 2010-11-22 13:15 ` Russell King - ARM Linux 2010-11-22 13:15 ` Russell King - ARM Linux 2010-11-22 13:19 ` Catalin Marinas 2010-11-22 13:19 ` Catalin Marinas 2010-11-22 13:32 ` Russell King - ARM Linux 2010-11-22 13:32 ` Russell King - ARM Linux 2010-11-22 13:38 ` Catalin Marinas 2010-11-22 13:38 ` Catalin Marinas 2010-11-12 18:00 ` [PATCH v2 12/20] ARM: LPAE: Add context switching support Catalin Marinas 2010-11-12 18:00 ` Catalin Marinas 2010-11-12 18:00 ` [PATCH v2 13/20] ARM: LPAE: Add SMP support for the 3-level page table format Catalin Marinas 2010-11-12 18:00 ` Catalin Marinas 2010-11-22 13:37 ` Russell King - ARM Linux 2010-11-22 13:37 ` Russell King - ARM Linux 2010-11-12 18:00 ` [PATCH v2 14/20] ARM: LPAE: use phys_addr_t instead of unsigned long for physical addresses Catalin Marinas 2010-11-12 18:00 ` Catalin Marinas 2010-11-12 18:00 ` [PATCH v2 15/20] ARM: LPAE: Use generic dma_addr_t type definition Catalin Marinas 2010-11-12 18:00 ` Catalin Marinas 2010-11-12 18:00 ` [PATCH v2 16/20] ARM: LPAE: mark memory banks with start > ULONG_MAX as highmem Catalin Marinas 2010-11-12 18:00 ` Catalin Marinas 2010-11-12 18:00 ` [PATCH v2 17/20] ARM: LPAE: use phys_addr_t for physical start address in early_mem Catalin Marinas 2010-11-12 18:00 ` Catalin Marinas 2010-11-12 18:00 ` [PATCH v2 18/20] ARM: LPAE: add support for ATAG_MEM64 Catalin Marinas 2010-11-12 18:00 ` Catalin Marinas 2010-11-12 18:00 ` [PATCH v2 19/20] ARM: LPAE: define printk format for physical addresses and page table entries Catalin Marinas 2010-11-12 18:00 ` Catalin Marinas 2010-11-22 13:43 ` Russell King - ARM Linux 2010-11-22 13:43 ` Russell King - ARM Linux 2010-11-22 13:49 ` Catalin Marinas 2010-11-22 13:49 ` Catalin Marinas 2010-11-12 18:00 ` [PATCH v2 20/20] ARM: LPAE: Add the Kconfig entries Catalin Marinas 2010-11-12 18:00 ` Catalin Marinas 2010-11-13 12:38 ` Sergei Shtylyov 2010-11-13 12:38 ` Sergei Shtylyov 2010-11-14 10:11 ` Catalin Marinas 2010-11-14 10:11 ` Catalin Marinas
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20101122131010.GD31227@n2100.arm.linux.org.uk \ --to=linux@arm.linux.org.uk \ --cc=catalin.marinas@arm.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.