All of lore.kernel.org
 help / color / mirror / Atom feed
From: Simon Horman <horms-/R6kz+dDXgpPR4JQBCEnsQ@public.gmane.org>
To: Geert Uytterhoeven <geert-Td1EMuHUCqxL1ZNQvxDV9g@public.gmane.org>
Cc: Sergei Shtylyov
	<sergei.shtylyov-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>,
	Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>,
	Catalin Marinas <catalin.marinas-5wv7dgnIgG8@public.gmane.org>,
	Will Deacon <will.deacon-5wv7dgnIgG8@public.gmane.org>,
	"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
	<devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>,
	Linux-Renesas
	<linux-renesas-soc-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>,
	Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org>,
	Magnus Damm <magnus.damm-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>,
	linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
Subject: Re: [PATCH 05/11] arm64: dts: renesas: initial R8A77980 SoC device tree
Date: Tue, 6 Feb 2018 13:52:26 +0100	[thread overview]
Message-ID: <20180206125225.apsqhtozwy4iaijc@verge.net.au> (raw)
In-Reply-To: <CAMuHMdVfuruK36OUVdOcHaJogoM8oee_+b+4UzjBfUBoMiEbOQ-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>

On Mon, Feb 05, 2018 at 02:51:43PM +0100, Geert Uytterhoeven wrote:
> Hi Sergei,
> 
> On Mon, Feb 5, 2018 at 2:48 PM, Sergei Shtylyov
> <sergei.shtylyov-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org> wrote:
> > On 2/5/2018 4:32 PM, Geert Uytterhoeven wrote:
> >>> The initial R8A77980 SoC device tree including Cortex-A53 CPU, GIC,
> >>> timer,
> >>> CPG, RST, and SYSC.
> >>>
> >>> Based on the original (and large) patch by Vladimir Barinov.
> >>>
> >>> Signed-off-by: Vladimir Barinov <vladimir.barinov-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
> >>> Signed-off-by: Sergei Shtylyov <sergei.shtylyov-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
> >>
> >>
> >> Thanks for your patch!
> >>
> >>> --- /dev/null
> >>> +++ renesas/arch/arm64/boot/dts/renesas/r8a77980.dtsi
> >>> @@ -0,0 +1,122 @@
> >>> +// SPDX-License-Identifier: GPL-2.0
> >>> +/*
> >>> + * Device Tree Source for the r8a77980 SoC
> >>> + *
> >>> + * Copyright (C) 2018 Renesas Electronics Corp.
> >>> + * Copyright (C) 2018 Cogent Embedded, Inc.
> >>> + */
> >>> +
> >>> +#include <dt-bindings/interrupt-controller/irq.h>
> >>> +#include <dt-bindings/interrupt-controller/arm-gic.h>
> >>> +#include <dt-bindings/clock/renesas-cpg-mssr.h>
> >>
> >> I think you want to leave out the above #include, as it will go upstream
> >> through a different path (you're already using hardcoded clock numbers,
> >> assuming the same).
> >
> >    I still need CPG_{CORE|MOD}.
> 
> You're right. Please ignore my comment.
> 
> Reviewed-by: Geert Uytterhoeven <geert+renesas-gXvu3+zWzMSzQB+pC5nmwQ@public.gmane.org>

Thanks, applied.
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

WARNING: multiple messages have this Message-ID (diff)
From: Simon Horman <horms@verge.net.au>
To: Geert Uytterhoeven <geert@linux-m68k.org>
Cc: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>,
	Rob Herring <robh+dt@kernel.org>,
	Catalin Marinas <catalin.marinas@arm.com>,
	Will Deacon <will.deacon@arm.com>,
	"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
	<devicetree@vger.kernel.org>,
	Linux-Renesas <linux-renesas-soc@vger.kernel.org>,
	Mark Rutland <mark.rutland@arm.com>,
	Magnus Damm <magnus.damm@gmail.com>,
	linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH 05/11] arm64: dts: renesas: initial R8A77980 SoC device tree
Date: Tue, 6 Feb 2018 13:52:26 +0100	[thread overview]
Message-ID: <20180206125225.apsqhtozwy4iaijc@verge.net.au> (raw)
In-Reply-To: <CAMuHMdVfuruK36OUVdOcHaJogoM8oee_+b+4UzjBfUBoMiEbOQ@mail.gmail.com>

On Mon, Feb 05, 2018 at 02:51:43PM +0100, Geert Uytterhoeven wrote:
> Hi Sergei,
> 
> On Mon, Feb 5, 2018 at 2:48 PM, Sergei Shtylyov
> <sergei.shtylyov@cogentembedded.com> wrote:
> > On 2/5/2018 4:32 PM, Geert Uytterhoeven wrote:
> >>> The initial R8A77980 SoC device tree including Cortex-A53 CPU, GIC,
> >>> timer,
> >>> CPG, RST, and SYSC.
> >>>
> >>> Based on the original (and large) patch by Vladimir Barinov.
> >>>
> >>> Signed-off-by: Vladimir Barinov <vladimir.barinov@cogentembedded.com>
> >>> Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
> >>
> >>
> >> Thanks for your patch!
> >>
> >>> --- /dev/null
> >>> +++ renesas/arch/arm64/boot/dts/renesas/r8a77980.dtsi
> >>> @@ -0,0 +1,122 @@
> >>> +// SPDX-License-Identifier: GPL-2.0
> >>> +/*
> >>> + * Device Tree Source for the r8a77980 SoC
> >>> + *
> >>> + * Copyright (C) 2018 Renesas Electronics Corp.
> >>> + * Copyright (C) 2018 Cogent Embedded, Inc.
> >>> + */
> >>> +
> >>> +#include <dt-bindings/interrupt-controller/irq.h>
> >>> +#include <dt-bindings/interrupt-controller/arm-gic.h>
> >>> +#include <dt-bindings/clock/renesas-cpg-mssr.h>
> >>
> >> I think you want to leave out the above #include, as it will go upstream
> >> through a different path (you're already using hardcoded clock numbers,
> >> assuming the same).
> >
> >    I still need CPG_{CORE|MOD}.
> 
> You're right. Please ignore my comment.
> 
> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>

Thanks, applied.

WARNING: multiple messages have this Message-ID (diff)
From: horms@verge.net.au (Simon Horman)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 05/11] arm64: dts: renesas: initial R8A77980 SoC device tree
Date: Tue, 6 Feb 2018 13:52:26 +0100	[thread overview]
Message-ID: <20180206125225.apsqhtozwy4iaijc@verge.net.au> (raw)
In-Reply-To: <CAMuHMdVfuruK36OUVdOcHaJogoM8oee_+b+4UzjBfUBoMiEbOQ@mail.gmail.com>

On Mon, Feb 05, 2018 at 02:51:43PM +0100, Geert Uytterhoeven wrote:
> Hi Sergei,
> 
> On Mon, Feb 5, 2018 at 2:48 PM, Sergei Shtylyov
> <sergei.shtylyov@cogentembedded.com> wrote:
> > On 2/5/2018 4:32 PM, Geert Uytterhoeven wrote:
> >>> The initial R8A77980 SoC device tree including Cortex-A53 CPU, GIC,
> >>> timer,
> >>> CPG, RST, and SYSC.
> >>>
> >>> Based on the original (and large) patch by Vladimir Barinov.
> >>>
> >>> Signed-off-by: Vladimir Barinov <vladimir.barinov@cogentembedded.com>
> >>> Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
> >>
> >>
> >> Thanks for your patch!
> >>
> >>> --- /dev/null
> >>> +++ renesas/arch/arm64/boot/dts/renesas/r8a77980.dtsi
> >>> @@ -0,0 +1,122 @@
> >>> +// SPDX-License-Identifier: GPL-2.0
> >>> +/*
> >>> + * Device Tree Source for the r8a77980 SoC
> >>> + *
> >>> + * Copyright (C) 2018 Renesas Electronics Corp.
> >>> + * Copyright (C) 2018 Cogent Embedded, Inc.
> >>> + */
> >>> +
> >>> +#include <dt-bindings/interrupt-controller/irq.h>
> >>> +#include <dt-bindings/interrupt-controller/arm-gic.h>
> >>> +#include <dt-bindings/clock/renesas-cpg-mssr.h>
> >>
> >> I think you want to leave out the above #include, as it will go upstream
> >> through a different path (you're already using hardcoded clock numbers,
> >> assuming the same).
> >
> >    I still need CPG_{CORE|MOD}.
> 
> You're right. Please ignore my comment.
> 
> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>

Thanks, applied.

  parent reply	other threads:[~2018-02-06 12:52 UTC|newest]

Thread overview: 77+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-02-02 18:18 [PATCH 00/11] Add R8A77980/Condor board support Sergei Shtylyov
2018-02-02 18:18 ` Sergei Shtylyov
2018-02-02 18:22 ` [PATCH 01/11] soc: renesas: identify R-Car V3H Sergei Shtylyov
2018-02-05  9:18   ` Simon Horman
2018-02-05 12:32   ` Geert Uytterhoeven
2018-02-06 12:44     ` Simon Horman
2018-02-06 16:15       ` Sergei Shtylyov
2018-02-07  9:36         ` Simon Horman
2018-02-02 18:27 ` [PATCH 02/11] soc: renesas: rcar-rst: add R8A77980 support Sergei Shtylyov
2018-02-05  9:19   ` Simon Horman
     [not found]   ` <76b4144e-423a-65fd-fe17-bfedbc0deb8e-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
2018-02-05 12:37     ` Geert Uytterhoeven
2018-02-05 12:37       ` Geert Uytterhoeven
2018-02-06 12:45       ` Simon Horman
2018-02-02 18:33 ` [PATCH 05/11] arm64: dts: renesas: initial R8A77980 SoC device tree Sergei Shtylyov
2018-02-02 18:33   ` Sergei Shtylyov
2018-02-05 13:32   ` Geert Uytterhoeven
2018-02-05 13:32     ` Geert Uytterhoeven
     [not found]     ` <CAMuHMdWad2OJ33Hu0KbYS3nLWhgmj81_wRbtwApw-N81q3+nsA-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2018-02-05 13:48       ` Sergei Shtylyov
2018-02-05 13:48         ` Sergei Shtylyov
2018-02-05 13:48         ` Sergei Shtylyov
2018-02-05 13:51         ` Geert Uytterhoeven
2018-02-05 13:51           ` Geert Uytterhoeven
     [not found]           ` <CAMuHMdVfuruK36OUVdOcHaJogoM8oee_+b+4UzjBfUBoMiEbOQ-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2018-02-06 12:52             ` Simon Horman [this message]
2018-02-06 12:52               ` Simon Horman
2018-02-06 12:52               ` Simon Horman
     [not found] ` <46fca582-220d-e5a7-62cd-2fc77a29846b-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
2018-02-02 18:29   ` [PATCH 03/11] dt-bindings: power: add R8A77980 SYSC power domain definitions Sergei Shtylyov
2018-02-02 18:29     ` Sergei Shtylyov
2018-02-05  9:56     ` Simon Horman
     [not found]     ` <5177bec1-422f-688d-ea67-f15951505b1e-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
2018-02-05 12:43       ` Geert Uytterhoeven
2018-02-05 12:43         ` Geert Uytterhoeven
     [not found]         ` <CAMuHMdWUGbnF+vA6r4NCvNh3-TLhnWZCm3ixxfy2+s6+9giKiw-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2018-02-06 12:47           ` Simon Horman
2018-02-06 12:47             ` Simon Horman
2018-02-02 18:31   ` [PATCH 04/11] soc: renesas: rcar-sysc: add R8A77980 support Sergei Shtylyov
     [not found]     ` <0309d18d-d5d8-ab59-9c15-79b4093e0a51-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
2018-02-05 13:23       ` Geert Uytterhoeven
     [not found]         ` <CAMuHMdUQuUhbiPnO1L7t5W5F8wJ72iYLM5VtT4gg0RuePcx7RA-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2018-02-15 16:48           ` Sergei Shtylyov
     [not found]             ` <b61b4bd9-a1ac-8145-237f-71049a13b90f-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
2018-02-15 18:27               ` Sergei Shtylyov
2018-02-07 10:29       ` Simon Horman
     [not found]         ` <20180207102942.jmggcp5isiwdzwqt-/R6kz+dDXgpPR4JQBCEnsQ@public.gmane.org>
2018-02-07 10:56           ` Sergei Shtylyov
2018-02-02 18:36   ` [PATCH 06/11] arm64: dts: renesas: r8a77980: add SYS-DMAC support Sergei Shtylyov
2018-02-02 18:36     ` Sergei Shtylyov
2018-02-02 18:36     ` Sergei Shtylyov
2018-02-06 11:40     ` Geert Uytterhoeven
2018-02-06 11:40       ` Geert Uytterhoeven
2018-02-06 12:55       ` Simon Horman
2018-02-06 12:55         ` Simon Horman
2018-02-02 18:42   ` [PATCH 08/11] arm64: dts: renesas: r8a77980: add EtherAVB support Sergei Shtylyov
2018-02-02 18:42     ` Sergei Shtylyov
2018-02-02 18:42     ` Sergei Shtylyov
2018-02-06 12:04     ` Geert Uytterhoeven
2018-02-06 12:04       ` Geert Uytterhoeven
2018-02-06 15:19       ` Sergei Shtylyov
2018-02-06 15:19         ` Sergei Shtylyov
2018-02-02 18:46   ` [PATCH 10/11] arm64: dts: renesas: initial Condor board device tree Sergei Shtylyov
2018-02-02 18:46     ` Sergei Shtylyov
2018-02-02 18:46     ` Sergei Shtylyov
     [not found]     ` <c35dca71-fc63-7628-d483-ad690bea7ced-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
2018-02-09  7:42       ` Geert Uytterhoeven
2018-02-09  7:42         ` Geert Uytterhoeven
2018-02-09  7:42         ` Geert Uytterhoeven
2018-02-02 18:48   ` [PATCH 11/11] arm64: dts: renesas: condor: add EtherAVB support Sergei Shtylyov
2018-02-02 18:48     ` Sergei Shtylyov
2018-02-02 18:48     ` Sergei Shtylyov
2018-02-02 18:39 ` [PATCH 07/11] arm64: dts: renesas: r8a77980: add [H]SCIF support Sergei Shtylyov
2018-02-02 18:39   ` Sergei Shtylyov
2018-02-06 11:58   ` Geert Uytterhoeven
2018-02-06 11:58     ` Geert Uytterhoeven
     [not found]     ` <CAMuHMdWXc=1s5rMU5Tc_=tH4jrH+5P6z52J3ihiyYfseTpQ-kw-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2018-02-06 16:41       ` Sergei Shtylyov
2018-02-06 16:41         ` Sergei Shtylyov
2018-02-06 16:41         ` Sergei Shtylyov
2018-02-02 18:45 ` [PATCH 09/11] DT: arm: shmobile: document Condor board bindings Sergei Shtylyov
2018-02-02 18:45   ` Sergei Shtylyov
     [not found]   ` <30a4e575-a2c9-e0d3-f41f-4e9b15543365-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
2018-02-08 20:13     ` Rob Herring
2018-02-08 20:13       ` Rob Herring
2018-02-08 20:13       ` Rob Herring
2018-02-09  9:18       ` Simon Horman
2018-02-09  9:18         ` Simon Horman
2018-02-09  7:27   ` Geert Uytterhoeven
2018-02-09  7:27     ` Geert Uytterhoeven

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20180206125225.apsqhtozwy4iaijc@verge.net.au \
    --to=horms-/r6kz+ddxgppr4jqbcensq@public.gmane.org \
    --cc=catalin.marinas-5wv7dgnIgG8@public.gmane.org \
    --cc=devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
    --cc=geert-Td1EMuHUCqxL1ZNQvxDV9g@public.gmane.org \
    --cc=linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \
    --cc=linux-renesas-soc-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
    --cc=magnus.damm-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org \
    --cc=mark.rutland-5wv7dgnIgG8@public.gmane.org \
    --cc=robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org \
    --cc=sergei.shtylyov-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org \
    --cc=will.deacon-5wv7dgnIgG8@public.gmane.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.