All of lore.kernel.org
 help / color / mirror / Atom feed
From: Chris Wilson <chris@chris-wilson.co.uk>
To: intel-gfx@lists.freedesktop.org
Subject: [PATCH 05/20] drm/i915/gtt: Invalidate GGTT caches after writing the gen6 page directories
Date: Thu,  7 Jun 2018 10:58:00 +0100	[thread overview]
Message-ID: <20180607095815.10938-6-chris@chris-wilson.co.uk> (raw)
In-Reply-To: <20180607095815.10938-1-chris@chris-wilson.co.uk>

When we update the gen6 ppgtt page directories, we do so by writing the
new address into a reserved slot in the GGTT. It appears that when the
GPU reads that entry from the gsm, it uses its small cache and that we
need to invalidate that cache after writing. We don't see an issue
currently as we prefill the ppgtt page directories on creation; and only
create the single aliasing_ppgtt long before we start using the GGTT
(and so before the cache mayhave a conflicting entry).

Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>
Cc: Mika Kuoppala <mika.kuoppala@linux.intel.com>
Cc: Matthew Auld <matthew.william.auld@gmail.com>
---
 drivers/gpu/drm/i915/i915_gem_gtt.c | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/drivers/gpu/drm/i915/i915_gem_gtt.c b/drivers/gpu/drm/i915/i915_gem_gtt.c
index 284ae9574f03..60a127af9871 100644
--- a/drivers/gpu/drm/i915/i915_gem_gtt.c
+++ b/drivers/gpu/drm/i915/i915_gem_gtt.c
@@ -1687,8 +1687,8 @@ static inline void gen6_write_pde(const struct i915_hw_ppgtt *ppgtt,
 				  const struct i915_page_table *pt)
 {
 	/* Caller needs to make sure the write completes if necessary */
-	writel_relaxed(GEN6_PDE_ADDR_ENCODE(px_dma(pt)) | GEN6_PDE_VALID,
-		       ppgtt->pd_addr + pde);
+	iowrite32(GEN6_PDE_ADDR_ENCODE(px_dma(pt)) | GEN6_PDE_VALID,
+		  ppgtt->pd_addr + pde);
 }
 
 /* Write all the page tables found in the ppgtt structure to incrementing page
@@ -1703,7 +1703,7 @@ static void gen6_write_page_range(struct i915_hw_ppgtt *ppgtt,
 		gen6_write_pde(ppgtt, pde, pt);
 
 	mark_tlbs_dirty(ppgtt);
-	wmb();
+	gen6_ggtt_invalidate(ppgtt->vm.i915);
 }
 
 static inline u32 get_pd_offset(struct i915_hw_ppgtt *ppgtt)
@@ -1919,7 +1919,7 @@ static int gen6_alloc_va_range(struct i915_address_space *vm,
 
 	if (flush) {
 		mark_tlbs_dirty(ppgtt);
-		wmb();
+		gen6_ggtt_invalidate(ppgtt->vm.i915);
 	}
 
 	return 0;
-- 
2.17.1

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

  parent reply	other threads:[~2018-06-07 10:02 UTC|newest]

Thread overview: 28+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-06-07  9:57 Guess what? HSW full-ppgtt. Almost Chris Wilson
2018-06-07  9:57 ` [PATCH 01/20] drm/i915: Apply batch location restrictions before pinning Chris Wilson
2018-06-07  9:57 ` [PATCH 02/20] drm/i915/ringbuffer: Make order of mmio to CCID/PP_DIR consistent with switch_context() Chris Wilson
2018-06-07  9:57 ` [PATCH 03/20] drm/i915/ringbuffer: Brute force context restore Chris Wilson
2018-06-07  9:57 ` [PATCH 04/20] drm/i915/ringbuffer: Force restore of mm after failed context switch Chris Wilson
2018-06-07  9:58 ` Chris Wilson [this message]
2018-06-07  9:58 ` [PATCH 06/20] drm/i915: Prepare for non-object vma Chris Wilson
2018-06-07  9:58 ` [PATCH 07/20] drm/i915: Decouple vma vfuncs from vm Chris Wilson
2018-06-07  9:58 ` [PATCH 08/20] drm/i915/gtt: Push allocation to hw ppgtt constructor Chris Wilson
2018-06-07  9:58 ` [PATCH 09/20] drm/i915/gtt: Subclass gen6_hw_ppgtt Chris Wilson
2018-06-07  9:58 ` [PATCH 10/20] drm/i915/gtt Onionify error handling for gen6_ppgtt_create Chris Wilson
2018-06-07 10:17   ` Matthew Auld
2018-06-07 10:21     ` Chris Wilson
2018-06-07  9:58 ` [PATCH 11/20] drm/i915/gtt: Reorder aliasing_ppgtt fini Chris Wilson
2018-06-07  9:58 ` [PATCH 12/20] drm/i915/gtt: Make gen6 page directories evictable Chris Wilson
2018-06-07  9:58 ` [PATCH 13/20] drm/i915/gtt: Only keep gen6 page directories pinned while active Chris Wilson
2018-06-07  9:58 ` [PATCH 14/20] drm/i915/gtt: Lazily allocate page directories for gen7 Chris Wilson
2018-06-07  9:58 ` [PATCH 15/20] drm/i915/gtt: Free unused page tables on unbind the context Chris Wilson
2018-06-07  9:58 ` [PATCH 16/20] drm/i915/gtt: Skip initializing PT with scratch if full Chris Wilson
2018-06-07  9:58 ` [PATCH 17/20] drm/i915/gtt: Cache the PTE encoding of the scratch page Chris Wilson
2018-06-07  9:58 ` [PATCH 18/20] drm/i915/gtt: Reduce a pair of runtime asserts Chris Wilson
2018-06-07  9:58 ` [PATCH 19/20] drm/i915/gtt: Skip clearing the GGTT under gen6+ full-ppgtt Chris Wilson
2018-06-07  9:58 ` [PATCH 20/20] RFT drm/i915/gtt: Enable full-ppgtt by default everywhere Chris Wilson
2018-06-07 10:13 ` ✗ Fi.CI.CHECKPATCH: warning for series starting with [01/20] drm/i915: Apply batch location restrictions before pinning Patchwork
2018-06-07 10:18 ` ✗ Fi.CI.SPARSE: " Patchwork
2018-06-07 10:29 ` ✓ Fi.CI.BAT: success " Patchwork
2018-06-07 14:12 ` ✗ Fi.CI.IGT: failure " Patchwork
2018-06-07 14:18   ` Chris Wilson

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20180607095815.10938-6-chris@chris-wilson.co.uk \
    --to=chris@chris-wilson.co.uk \
    --cc=intel-gfx@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.