From: Pankaj Bansal <pankaj.bansal@nxp.com> To: Leo Li <leoyang.li@nxp.com> Cc: Alexandru Marginean <alexandru.marginean@nxp.com>, Pankaj Bansal <pankaj.bansal@nxp.com>, linuxppc-dev@lists.ozlabs.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH 1/2] dt-bindings: soc: fsl: Document Qixis FPGA usage Date: Fri, 5 Oct 2018 14:25:04 +0530 [thread overview] Message-ID: <20181005085505.29024-2-pankaj.bansal@nxp.com> (raw) In-Reply-To: <20181005085505.29024-1-pankaj.bansal@nxp.com> an FPGA-based system controller, called “Qixis”, which manages several critical system features, including: • Reset sequencing • Power supply configuration • Board configuration • hardware configuration The qixis registers are accessible over one or more system-specific interfaces, typically I2C, JTAG or an embedded processor. Signed-off-by: Pankaj Bansal <pankaj.bansal@nxp.com> --- .../bindings/soc/fsl/qixis_ctrl.txt | 33 ++++++++++++++++++ 1 file changed, 33 insertions(+) diff --git a/Documentation/devicetree/bindings/soc/fsl/qixis_ctrl.txt b/Documentation/devicetree/bindings/soc/fsl/qixis_ctrl.txt new file mode 100644 index 000000000000..bc2950cab71d --- /dev/null +++ b/Documentation/devicetree/bindings/soc/fsl/qixis_ctrl.txt @@ -0,0 +1,33 @@ +* QIXIS FPGA block + +an FPGA-based system controller, called “Qixis”, which +manages several critical system features, including: +• Configuration switch monitoring +• Power on/off sequencing +• Reset sequencing +• Power supply configuration +• Board configuration +• hardware configuration +• Background power data collection (DCM) +• Fault monitoring +• RCW bypass SRAM (replace flash RCW with internal RCW) (NOR only) +• Dedicated functional validation blocks (POSt/IRS, triggered event, and so on) +• I2C master for remote board control even with no DUT available + +The qixis registers are accessible over one or more system-specific interfaces, +typically I2C, JTAG or an embedded processor. + +Required properties: + + - compatible : string, must contain "fsl,fpga-qixis-i2c" + - reg : i2c address of the qixis device. + +Examples: + /* The FPGA node */ + fpga@66 { + compatible = "fsl,lx2160aqds-fpga", "fsl,fpga-qixis-i2c"; + reg = <0x66>; + #address-cells = <1>; + #size-cells = <0>; + } + -- 2.17.1
WARNING: multiple messages have this Message-ID (diff)
From: pankaj.bansal@nxp.com (Pankaj Bansal) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH 1/2] dt-bindings: soc: fsl: Document Qixis FPGA usage Date: Fri, 5 Oct 2018 14:25:04 +0530 [thread overview] Message-ID: <20181005085505.29024-2-pankaj.bansal@nxp.com> (raw) In-Reply-To: <20181005085505.29024-1-pankaj.bansal@nxp.com> an FPGA-based system controller, called ?Qixis?, which manages several critical system features, including: ? Reset sequencing ? Power supply configuration ? Board configuration ? hardware configuration The qixis registers are accessible over one or more system-specific interfaces, typically I2C, JTAG or an embedded processor. Signed-off-by: Pankaj Bansal <pankaj.bansal@nxp.com> --- .../bindings/soc/fsl/qixis_ctrl.txt | 33 ++++++++++++++++++ 1 file changed, 33 insertions(+) diff --git a/Documentation/devicetree/bindings/soc/fsl/qixis_ctrl.txt b/Documentation/devicetree/bindings/soc/fsl/qixis_ctrl.txt new file mode 100644 index 000000000000..bc2950cab71d --- /dev/null +++ b/Documentation/devicetree/bindings/soc/fsl/qixis_ctrl.txt @@ -0,0 +1,33 @@ +* QIXIS FPGA block + +an FPGA-based system controller, called ?Qixis?, which +manages several critical system features, including: +? Configuration switch monitoring +? Power on/off sequencing +? Reset sequencing +? Power supply configuration +? Board configuration +? hardware configuration +? Background power data collection (DCM) +? Fault monitoring +? RCW bypass SRAM (replace flash RCW with internal RCW) (NOR only) +? Dedicated functional validation blocks (POSt/IRS, triggered event, and so on) +? I2C master for remote board control even with no DUT available + +The qixis registers are accessible over one or more system-specific interfaces, +typically I2C, JTAG or an embedded processor. + +Required properties: + + - compatible : string, must contain "fsl,fpga-qixis-i2c" + - reg : i2c address of the qixis device. + +Examples: + /* The FPGA node */ + fpga at 66 { + compatible = "fsl,lx2160aqds-fpga", "fsl,fpga-qixis-i2c"; + reg = <0x66>; + #address-cells = <1>; + #size-cells = <0>; + } + -- 2.17.1
next prev parent reply other threads:[~2018-10-05 5:00 UTC|newest] Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top 2018-10-05 8:55 [PATCH 0/2] add i2c controlled qixis driver Pankaj Bansal 2018-10-05 8:55 ` Pankaj Bansal 2018-10-05 8:55 ` Pankaj Bansal [this message] 2018-10-05 8:55 ` [PATCH 1/2] dt-bindings: soc: fsl: Document Qixis FPGA usage Pankaj Bansal 2018-10-05 8:55 ` [PATCH 2/2] fsl: add i2c controlled qixis driver Pankaj Bansal 2018-10-05 8:55 ` Pankaj Bansal 2018-12-06 0:12 ` Li Yang 2018-12-06 0:12 ` Li Yang
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20181005085505.29024-2-pankaj.bansal@nxp.com \ --to=pankaj.bansal@nxp.com \ --cc=alexandru.marginean@nxp.com \ --cc=leoyang.li@nxp.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linuxppc-dev@lists.ozlabs.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.