All of lore.kernel.org
 help / color / mirror / Atom feed
From: Lukas Auer <lukas.auer@aisec.fraunhofer.de>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH 3/7] riscv: implement IPI platform functions using SBI
Date: Mon, 11 Feb 2019 23:13:40 +0100	[thread overview]
Message-ID: <20190211221345.31980-4-lukas.auer@aisec.fraunhofer.de> (raw)
In-Reply-To: <20190211221345.31980-1-lukas.auer@aisec.fraunhofer.de>

The supervisor binary interface (SBI) provides the necessary functions
to implement the platform IPI functions riscv_send_ipi() and
riscv_clear_ipi(). Use it to implement them.

This adds support for inter-processor interrupts (IPIs) on RISC-V CPUs
running in supervisor mode. Support for machine mode is already
available for CPUs that include the SiFive CLINT.

Signed-off-by: Lukas Auer <lukas.auer@aisec.fraunhofer.de>
---

 arch/riscv/Kconfig       |  5 +++++
 arch/riscv/lib/Makefile  |  1 +
 arch/riscv/lib/sbi_ipi.c | 25 +++++++++++++++++++++++++
 3 files changed, 31 insertions(+)
 create mode 100644 arch/riscv/lib/sbi_ipi.c

diff --git a/arch/riscv/Kconfig b/arch/riscv/Kconfig
index c0842178dd..3a51339c4d 100644
--- a/arch/riscv/Kconfig
+++ b/arch/riscv/Kconfig
@@ -135,4 +135,9 @@ config NR_CPUS
 	  Stack memory is pre-allocated. U-Boot must therefore know the
 	  maximum number of CPUs that may be present.
 
+config SBI_IPI
+	bool
+	default y if RISCV_SMODE
+	depends on SMP
+
 endmenu
diff --git a/arch/riscv/lib/Makefile b/arch/riscv/lib/Makefile
index 19370f9749..35dbf643e4 100644
--- a/arch/riscv/lib/Makefile
+++ b/arch/riscv/lib/Makefile
@@ -13,6 +13,7 @@ obj-$(CONFIG_RISCV_RDTIME) += rdtime.o
 obj-$(CONFIG_SIFIVE_CLINT) += sifive_clint.o
 obj-y	+= interrupts.o
 obj-y	+= reset.o
+obj-$(CONFIG_SBI_IPI) += sbi_ipi.o
 obj-y   += setjmp.o
 obj-$(CONFIG_SMP) += smp.o
 
diff --git a/arch/riscv/lib/sbi_ipi.c b/arch/riscv/lib/sbi_ipi.c
new file mode 100644
index 0000000000..170346da68
--- /dev/null
+++ b/arch/riscv/lib/sbi_ipi.c
@@ -0,0 +1,25 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright (C) 2019 Fraunhofer AISEC,
+ * Lukas Auer <lukas.auer@aisec.fraunhofer.de>
+ */
+
+#include <common.h>
+#include <asm/sbi.h>
+
+int riscv_send_ipi(int hart)
+{
+	ulong mask;
+
+	mask = 1UL << hart;
+	sbi_send_ipi(&mask);
+
+	return 0;
+}
+
+int riscv_clear_ipi(int hart)
+{
+	sbi_clear_ipi();
+
+	return 0;
+}
-- 
2.20.1

  parent reply	other threads:[~2019-02-11 22:13 UTC|newest]

Thread overview: 45+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-02-11 22:13 [U-Boot] [PATCH 0/7] SMP support for RISC-V Lukas Auer
2019-02-11 22:13 ` [U-Boot] [PATCH 1/7] riscv: add infrastructure for calling functions on other harts Lukas Auer
2019-02-12  1:44   ` Anup Patel
2019-02-17 21:55     ` Auer, Lukas
     [not found]       ` <752D002CFF5D0F4FA35C0100F1D73F3FA4087D3C@ATCPCS16.andestech.com>
2019-02-18  3:24         ` Rick Chen
2019-02-18  3:40           ` Anup Patel
2019-02-18  9:53             ` Auer, Lukas
2019-02-12  3:03   ` Bin Meng
2019-02-17 22:00     ` Auer, Lukas
2019-02-18  4:58   ` Anup Patel
2019-02-18 10:01     ` Auer, Lukas
2019-02-18 11:41       ` Auer, Lukas
2019-02-18 13:16         ` Anup Patel
2019-02-18 16:04           ` Auer, Lukas
2019-02-19  8:16         ` Anup Patel
2019-02-25 11:13           ` Auer, Lukas
2019-02-11 22:13 ` [U-Boot] [PATCH 2/7] riscv: import the supervisor binary interface header file Lukas Auer
2019-02-12  2:32   ` Anup Patel
2019-02-12  3:03   ` Bin Meng
2019-02-11 22:13 ` Lukas Auer [this message]
2019-02-12  2:32   ` [U-Boot] [PATCH 3/7] riscv: implement IPI platform functions using SBI Anup Patel
2019-02-12  3:03   ` Bin Meng
2019-02-11 22:13 ` [U-Boot] [PATCH 4/7] riscv: delay initialization of caches and debug UART Lukas Auer
2019-02-12  2:32   ` Anup Patel
2019-02-12  3:03   ` Bin Meng
2019-02-11 22:13 ` [U-Boot] [PATCH 5/7] riscv: add support for multi-hart systems Lukas Auer
2019-02-12  1:48   ` Anup Patel
2019-02-17 22:02     ` Auer, Lukas
     [not found]   ` <752D002CFF5D0F4FA35C0100F1D73F3FA408502C@ATCPCS16.andestech.com>
2019-02-15  6:51     ` Rick Chen
2019-02-17 22:06       ` Auer, Lukas
2019-03-07  9:30     ` Rick Chen
2019-03-10 13:58       ` Auer, Lukas
2019-03-10 14:54         ` Anup Patel
2019-03-10 18:12           ` Auer, Lukas
2019-03-10 20:56             ` Anup Patel
2019-03-12  1:15             ` Rick Chen
2019-03-14 21:04               ` Auer, Lukas
2019-02-11 22:13 ` [U-Boot] [PATCH 6/7] riscv: boot images passed to bootm on all harts Lukas Auer
2019-02-12  2:33   ` Anup Patel
2019-02-12  3:04   ` Bin Meng
2019-02-11 22:13 ` [U-Boot] [PATCH 7/7] riscv: qemu: enable SMP Lukas Auer
2019-02-12  2:34   ` Anup Patel
2019-02-12  3:05   ` Bin Meng
2019-02-11 22:16 ` [U-Boot] [PATCH 0/7] SMP support for RISC-V Philipp Tomsich
2019-02-11 22:44   ` Auer, Lukas

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20190211221345.31980-4-lukas.auer@aisec.fraunhofer.de \
    --to=lukas.auer@aisec.fraunhofer.de \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.