All of lore.kernel.org
 help / color / mirror / Atom feed
From: Bin Meng <bmeng.cn@gmail.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH 7/7] riscv: qemu: enable SMP
Date: Tue, 12 Feb 2019 11:05:03 +0800	[thread overview]
Message-ID: <CAEUhbmU7ms+sftr1wmDnqnpmmOc9X87aP359yBHcxOJLHhVaaQ@mail.gmail.com> (raw)
In-Reply-To: <20190211221345.31980-8-lukas.auer@aisec.fraunhofer.de>

On Tue, Feb 12, 2019 at 6:14 AM Lukas Auer
<lukas.auer@aisec.fraunhofer.de> wrote:
>
> Signed-off-by: Lukas Auer <lukas.auer@aisec.fraunhofer.de>
> ---
>
>  board/emulation/qemu-riscv/Kconfig | 1 +
>  1 file changed, 1 insertion(+)
>

Reviewed-by: Bin Meng <bmeng.cn@gmail.com>

  parent reply	other threads:[~2019-02-12  3:05 UTC|newest]

Thread overview: 45+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-02-11 22:13 [U-Boot] [PATCH 0/7] SMP support for RISC-V Lukas Auer
2019-02-11 22:13 ` [U-Boot] [PATCH 1/7] riscv: add infrastructure for calling functions on other harts Lukas Auer
2019-02-12  1:44   ` Anup Patel
2019-02-17 21:55     ` Auer, Lukas
     [not found]       ` <752D002CFF5D0F4FA35C0100F1D73F3FA4087D3C@ATCPCS16.andestech.com>
2019-02-18  3:24         ` Rick Chen
2019-02-18  3:40           ` Anup Patel
2019-02-18  9:53             ` Auer, Lukas
2019-02-12  3:03   ` Bin Meng
2019-02-17 22:00     ` Auer, Lukas
2019-02-18  4:58   ` Anup Patel
2019-02-18 10:01     ` Auer, Lukas
2019-02-18 11:41       ` Auer, Lukas
2019-02-18 13:16         ` Anup Patel
2019-02-18 16:04           ` Auer, Lukas
2019-02-19  8:16         ` Anup Patel
2019-02-25 11:13           ` Auer, Lukas
2019-02-11 22:13 ` [U-Boot] [PATCH 2/7] riscv: import the supervisor binary interface header file Lukas Auer
2019-02-12  2:32   ` Anup Patel
2019-02-12  3:03   ` Bin Meng
2019-02-11 22:13 ` [U-Boot] [PATCH 3/7] riscv: implement IPI platform functions using SBI Lukas Auer
2019-02-12  2:32   ` Anup Patel
2019-02-12  3:03   ` Bin Meng
2019-02-11 22:13 ` [U-Boot] [PATCH 4/7] riscv: delay initialization of caches and debug UART Lukas Auer
2019-02-12  2:32   ` Anup Patel
2019-02-12  3:03   ` Bin Meng
2019-02-11 22:13 ` [U-Boot] [PATCH 5/7] riscv: add support for multi-hart systems Lukas Auer
2019-02-12  1:48   ` Anup Patel
2019-02-17 22:02     ` Auer, Lukas
     [not found]   ` <752D002CFF5D0F4FA35C0100F1D73F3FA408502C@ATCPCS16.andestech.com>
2019-02-15  6:51     ` Rick Chen
2019-02-17 22:06       ` Auer, Lukas
2019-03-07  9:30     ` Rick Chen
2019-03-10 13:58       ` Auer, Lukas
2019-03-10 14:54         ` Anup Patel
2019-03-10 18:12           ` Auer, Lukas
2019-03-10 20:56             ` Anup Patel
2019-03-12  1:15             ` Rick Chen
2019-03-14 21:04               ` Auer, Lukas
2019-02-11 22:13 ` [U-Boot] [PATCH 6/7] riscv: boot images passed to bootm on all harts Lukas Auer
2019-02-12  2:33   ` Anup Patel
2019-02-12  3:04   ` Bin Meng
2019-02-11 22:13 ` [U-Boot] [PATCH 7/7] riscv: qemu: enable SMP Lukas Auer
2019-02-12  2:34   ` Anup Patel
2019-02-12  3:05   ` Bin Meng [this message]
2019-02-11 22:16 ` [U-Boot] [PATCH 0/7] SMP support for RISC-V Philipp Tomsich
2019-02-11 22:44   ` Auer, Lukas

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=CAEUhbmU7ms+sftr1wmDnqnpmmOc9X87aP359yBHcxOJLHhVaaQ@mail.gmail.com \
    --to=bmeng.cn@gmail.com \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.