All of lore.kernel.org
 help / color / mirror / Atom feed
From: Peter Xu <peterx@redhat.com>
To: Liu Yi L <yi.l.liu@intel.com>
Cc: qemu-devel@nongnu.org, mst@redhat.com, pbonzini@redhat.com,
	alex.williamson@redhat.com, eric.auger@redhat.com,
	david@gibson.dropbear.id.au, tianyu.lan@intel.com,
	kevin.tian@intel.com, jun.j.tian@intel.com, yi.y.sun@intel.com,
	jacob.jun.pan@linux.intel.com, kvm@vger.kernel.org,
	Yi Sun <yi.y.sun@linux.intel.com>
Subject: Re: [RFC v2 15/22] intel_iommu: bind/unbind guest page table to host
Date: Mon, 4 Nov 2019 15:25:59 -0500	[thread overview]
Message-ID: <20191104202559.GA12619@xz-x1> (raw)
In-Reply-To: <1571920483-3382-16-git-send-email-yi.l.liu@intel.com>

On Thu, Oct 24, 2019 at 08:34:36AM -0400, Liu Yi L wrote:
> This patch captures the guest PASID table entry modifications and
> propagates the changes to host to setup nested translation. The
> guest page table is configured as 1st level page table (GVA->GPA)
> whose translation result would further go through host VT-d 2nd
> level page table(GPA->HPA) under nested translation mode. This is
> a key part of vSVA support.
> 
> Cc: Kevin Tian <kevin.tian@intel.com>
> Cc: Jacob Pan <jacob.jun.pan@linux.intel.com>
> Cc: Peter Xu <peterx@redhat.com>
> Cc: Yi Sun <yi.y.sun@linux.intel.com>
> Signed-off-by: Liu Yi L <yi.l.liu@intel.com>
> ---
>  hw/i386/intel_iommu.c          | 81 ++++++++++++++++++++++++++++++++++++++++++
>  hw/i386/intel_iommu_internal.h | 20 +++++++++++
>  2 files changed, 101 insertions(+)
> 
> diff --git a/hw/i386/intel_iommu.c b/hw/i386/intel_iommu.c
> index d8827c9..793b0de 100644
> --- a/hw/i386/intel_iommu.c
> +++ b/hw/i386/intel_iommu.c
> @@ -41,6 +41,7 @@
>  #include "migration/vmstate.h"
>  #include "trace.h"
>  #include "qemu/jhash.h"
> +#include <linux/iommu.h>
>  
>  /* context entry operations */
>  #define VTD_CE_GET_RID2PASID(ce) \
> @@ -695,6 +696,16 @@ static inline uint16_t vtd_pe_get_domain_id(VTDPASIDEntry *pe)
>      return VTD_SM_PASID_ENTRY_DID((pe)->val[1]);
>  }
>  
> +static inline uint32_t vtd_pe_get_fl_aw(VTDPASIDEntry *pe)
> +{
> +    return 48 + ((pe->val[2] >> 2) & VTD_SM_PASID_ENTRY_FLPM) * 9;
> +}
> +
> +static inline dma_addr_t vtd_pe_get_flpt_base(VTDPASIDEntry *pe)
> +{
> +    return pe->val[2] & VTD_SM_PASID_ENTRY_FLPTPTR;
> +}
> +
>  static inline bool vtd_pdire_present(VTDPASIDDirEntry *pdire)
>  {
>      return pdire->val & 1;
> @@ -1850,6 +1861,67 @@ static void vtd_context_global_invalidate(IntelIOMMUState *s)
>      vtd_iommu_replay_all(s);
>  }
>  
> +static void vtd_bind_guest_pasid(IntelIOMMUState *s, VTDBus *vtd_bus,
> +            int devfn, int pasid, VTDPASIDEntry *pe, VTDPASIDOp op)
> +{
> +#ifdef __linux__
> +    VTDIOMMUContext *vtd_ic;
> +    IOMMUCTXEventData event_data;
> +    IOMMUCTXPASIDBindData bind;
> +    struct iommu_gpasid_bind_data *g_bind_data;
> +
> +    vtd_ic = vtd_bus->dev_ic[devfn];
> +    if (!vtd_ic) {
> +        return;
> +    }
> +
> +    g_bind_data = g_malloc0(sizeof(*g_bind_data));
> +    bind.flag = 0;
> +    g_bind_data->flags = 0;
> +    g_bind_data->vtd.flags = 0;
> +    switch (op) {
> +    case VTD_PASID_BIND:
> +    case VTD_PASID_UPDATE:
> +        g_bind_data->version = IOMMU_GPASID_BIND_VERSION_1;
> +        g_bind_data->format = IOMMU_PASID_FORMAT_INTEL_VTD;
> +        g_bind_data->gpgd = vtd_pe_get_flpt_base(pe);
> +        g_bind_data->addr_width = vtd_pe_get_fl_aw(pe);
> +        g_bind_data->hpasid = pasid;
> +        g_bind_data->gpasid = pasid;
> +        g_bind_data->flags |= IOMMU_SVA_GPASID_VAL;
> +        g_bind_data->vtd.flags =
> +                             (VTD_SM_PASID_ENTRY_SRE_BIT(pe->val[2]) ? 1 : 0)
> +                           | (VTD_SM_PASID_ENTRY_EAFE_BIT(pe->val[2]) ? 1 : 0)
> +                           | (VTD_SM_PASID_ENTRY_PCD_BIT(pe->val[1]) ? 1 : 0)
> +                           | (VTD_SM_PASID_ENTRY_PWT_BIT(pe->val[1]) ? 1 : 0)
> +                           | (VTD_SM_PASID_ENTRY_EMTE_BIT(pe->val[1]) ? 1 : 0)
> +                           | (VTD_SM_PASID_ENTRY_CD_BIT(pe->val[1]) ? 1 : 0);
> +        g_bind_data->vtd.pat = VTD_SM_PASID_ENTRY_PAT(pe->val[1]);
> +        g_bind_data->vtd.emt = VTD_SM_PASID_ENTRY_EMT(pe->val[1]);
> +        bind.flag |= IOMMU_CTX_BIND_PASID;
> +        break;
> +
> +    case VTD_PASID_UNBIND:
> +        g_bind_data->gpgd = 0;
> +        g_bind_data->addr_width = 0;
> +        g_bind_data->hpasid = pasid;
> +        bind.flag |= IOMMU_CTX_UNBIND_PASID;
> +        break;
> +
> +    default:
> +        printf("Unknown VTDPASIDOp!!\n");

Please don't use printf()..  Here assert() suits.

> +        break;
> +    }
> +    if (bind.flag) {

Will this be untrue?  If not, assert() works too.

> +        event_data.event = IOMMU_CTX_EVENT_PASID_BIND;
> +        bind.data = g_bind_data;
> +        event_data.data = &bind;
> +        iommu_ctx_event_notify(&vtd_ic->iommu_context, &event_data);
> +    }
> +    g_free(g_bind_data);
> +#endif
> +}
> +
>  /* Do a context-cache device-selective invalidation.
>   * @func_mask: FM field after shifting
>   */
> @@ -2528,12 +2600,17 @@ static gboolean vtd_flush_pasid(gpointer key, gpointer value,
>                  pc_entry->pasid_cache_gen = s->pasid_cache_gen;
>                  if (!vtd_pasid_entry_compare(&pe, &pc_entry->pasid_entry)) {
>                      pc_entry->pasid_entry = pe;
> +                    vtd_bind_guest_pasid(s, vtd_bus, devfn,
> +                                     pasid, &pe, VTD_PASID_UPDATE);
>                      /*
>                       * TODO: when pasid-base-iotlb(piotlb) infrastructure is
>                       * ready, should invalidate QEMU piotlb togehter with this
>                       * change.
>                       */
>                  }
> +            } else {
> +                vtd_bind_guest_pasid(s, vtd_bus, devfn,
> +                                  pasid, NULL, VTD_PASID_UNBIND);

Please see the reply in the other thread on vtd_flush_pasid().  I've
filled in where I feel like this UNBIND should exist, I feel like your
current code could miss some places where you should unbind but didn't.

>              }
>          }
>      }
> @@ -2623,6 +2700,10 @@ static inline void vtd_fill_in_pe_cache(
>  
>      pc_entry->pasid_entry = *pe;
>      pc_entry->pasid_cache_gen = s->pasid_cache_gen;
> +    vtd_bind_guest_pasid(s, vtd_pasid_as->vtd_bus,
> +                         vtd_pasid_as->devfn,
> +                         vtd_pasid_as->pasid,
> +                         pe, VTD_PASID_UPDATE);
>  }
>  
>  static int vtd_pasid_cache_psi(IntelIOMMUState *s,
> diff --git a/hw/i386/intel_iommu_internal.h b/hw/i386/intel_iommu_internal.h
> index 12873e1..13e02e8 100644
> --- a/hw/i386/intel_iommu_internal.h
> +++ b/hw/i386/intel_iommu_internal.h
> @@ -483,6 +483,14 @@ struct VTDRootEntry {
>  };
>  typedef struct VTDRootEntry VTDRootEntry;
>  
> +enum VTDPASIDOp {
> +    VTD_PASID_BIND,
> +    VTD_PASID_UNBIND,
> +    VTD_PASID_UPDATE,
> +    VTD_OP_NUM
> +};
> +typedef enum VTDPASIDOp VTDPASIDOp;
> +
>  struct VTDPASIDCacheInfo {
>  #define VTD_PASID_CACHE_DOMSI   (1ULL << 0);
>  #define VTD_PASID_CACHE_PASIDSI (1ULL << 1);
> @@ -549,6 +557,18 @@ typedef struct VTDPASIDCacheInfo VTDPASIDCacheInfo;
>  #define VTD_SM_PASID_ENTRY_AW          7ULL /* Adjusted guest-address-width */
>  #define VTD_SM_PASID_ENTRY_DID(val)    ((val) & VTD_DOMAIN_ID_MASK)
>  
> +/* Adjusted guest-address-width */
> +#define VTD_SM_PASID_ENTRY_FLPM          3ULL
> +#define VTD_SM_PASID_ENTRY_FLPTPTR       (~0xfffULL)
> +#define VTD_SM_PASID_ENTRY_SRE_BIT(val)  (!!((val) & 1ULL))
> +#define VTD_SM_PASID_ENTRY_EAFE_BIT(val) (!!(((val) >> 7) & 1ULL))
> +#define VTD_SM_PASID_ENTRY_PCD_BIT(val)  (!!(((val) >> 31) & 1ULL))
> +#define VTD_SM_PASID_ENTRY_PWT_BIT(val)  (!!(((val) >> 30) & 1ULL))
> +#define VTD_SM_PASID_ENTRY_EMTE_BIT(val) (!!(((val) >> 26) & 1ULL))
> +#define VTD_SM_PASID_ENTRY_CD_BIT(val)   (!!(((val) >> 25) & 1ULL))
> +#define VTD_SM_PASID_ENTRY_PAT(val)      (((val) >> 32) & 0xFFFFFFFFULL)
> +#define VTD_SM_PASID_ENTRY_EMT(val)      (((val) >> 27) & 0x7ULL)
> +
>  /* Second Level Page Translation Pointer*/
>  #define VTD_SM_PASID_ENTRY_SLPTPTR     (~0xfffULL)
>  
> -- 
> 2.7.4
> 

-- 
Peter Xu

WARNING: multiple messages have this Message-ID (diff)
From: Peter Xu <peterx@redhat.com>
To: Liu Yi L <yi.l.liu@intel.com>
Cc: tianyu.lan@intel.com, kevin.tian@intel.com,
	jacob.jun.pan@linux.intel.com, Yi Sun <yi.y.sun@linux.intel.com>,
	kvm@vger.kernel.org, mst@redhat.com, jun.j.tian@intel.com,
	qemu-devel@nongnu.org, eric.auger@redhat.com,
	alex.williamson@redhat.com, pbonzini@redhat.com,
	yi.y.sun@intel.com, david@gibson.dropbear.id.au
Subject: Re: [RFC v2 15/22] intel_iommu: bind/unbind guest page table to host
Date: Mon, 4 Nov 2019 15:25:59 -0500	[thread overview]
Message-ID: <20191104202559.GA12619@xz-x1> (raw)
In-Reply-To: <1571920483-3382-16-git-send-email-yi.l.liu@intel.com>

On Thu, Oct 24, 2019 at 08:34:36AM -0400, Liu Yi L wrote:
> This patch captures the guest PASID table entry modifications and
> propagates the changes to host to setup nested translation. The
> guest page table is configured as 1st level page table (GVA->GPA)
> whose translation result would further go through host VT-d 2nd
> level page table(GPA->HPA) under nested translation mode. This is
> a key part of vSVA support.
> 
> Cc: Kevin Tian <kevin.tian@intel.com>
> Cc: Jacob Pan <jacob.jun.pan@linux.intel.com>
> Cc: Peter Xu <peterx@redhat.com>
> Cc: Yi Sun <yi.y.sun@linux.intel.com>
> Signed-off-by: Liu Yi L <yi.l.liu@intel.com>
> ---
>  hw/i386/intel_iommu.c          | 81 ++++++++++++++++++++++++++++++++++++++++++
>  hw/i386/intel_iommu_internal.h | 20 +++++++++++
>  2 files changed, 101 insertions(+)
> 
> diff --git a/hw/i386/intel_iommu.c b/hw/i386/intel_iommu.c
> index d8827c9..793b0de 100644
> --- a/hw/i386/intel_iommu.c
> +++ b/hw/i386/intel_iommu.c
> @@ -41,6 +41,7 @@
>  #include "migration/vmstate.h"
>  #include "trace.h"
>  #include "qemu/jhash.h"
> +#include <linux/iommu.h>
>  
>  /* context entry operations */
>  #define VTD_CE_GET_RID2PASID(ce) \
> @@ -695,6 +696,16 @@ static inline uint16_t vtd_pe_get_domain_id(VTDPASIDEntry *pe)
>      return VTD_SM_PASID_ENTRY_DID((pe)->val[1]);
>  }
>  
> +static inline uint32_t vtd_pe_get_fl_aw(VTDPASIDEntry *pe)
> +{
> +    return 48 + ((pe->val[2] >> 2) & VTD_SM_PASID_ENTRY_FLPM) * 9;
> +}
> +
> +static inline dma_addr_t vtd_pe_get_flpt_base(VTDPASIDEntry *pe)
> +{
> +    return pe->val[2] & VTD_SM_PASID_ENTRY_FLPTPTR;
> +}
> +
>  static inline bool vtd_pdire_present(VTDPASIDDirEntry *pdire)
>  {
>      return pdire->val & 1;
> @@ -1850,6 +1861,67 @@ static void vtd_context_global_invalidate(IntelIOMMUState *s)
>      vtd_iommu_replay_all(s);
>  }
>  
> +static void vtd_bind_guest_pasid(IntelIOMMUState *s, VTDBus *vtd_bus,
> +            int devfn, int pasid, VTDPASIDEntry *pe, VTDPASIDOp op)
> +{
> +#ifdef __linux__
> +    VTDIOMMUContext *vtd_ic;
> +    IOMMUCTXEventData event_data;
> +    IOMMUCTXPASIDBindData bind;
> +    struct iommu_gpasid_bind_data *g_bind_data;
> +
> +    vtd_ic = vtd_bus->dev_ic[devfn];
> +    if (!vtd_ic) {
> +        return;
> +    }
> +
> +    g_bind_data = g_malloc0(sizeof(*g_bind_data));
> +    bind.flag = 0;
> +    g_bind_data->flags = 0;
> +    g_bind_data->vtd.flags = 0;
> +    switch (op) {
> +    case VTD_PASID_BIND:
> +    case VTD_PASID_UPDATE:
> +        g_bind_data->version = IOMMU_GPASID_BIND_VERSION_1;
> +        g_bind_data->format = IOMMU_PASID_FORMAT_INTEL_VTD;
> +        g_bind_data->gpgd = vtd_pe_get_flpt_base(pe);
> +        g_bind_data->addr_width = vtd_pe_get_fl_aw(pe);
> +        g_bind_data->hpasid = pasid;
> +        g_bind_data->gpasid = pasid;
> +        g_bind_data->flags |= IOMMU_SVA_GPASID_VAL;
> +        g_bind_data->vtd.flags =
> +                             (VTD_SM_PASID_ENTRY_SRE_BIT(pe->val[2]) ? 1 : 0)
> +                           | (VTD_SM_PASID_ENTRY_EAFE_BIT(pe->val[2]) ? 1 : 0)
> +                           | (VTD_SM_PASID_ENTRY_PCD_BIT(pe->val[1]) ? 1 : 0)
> +                           | (VTD_SM_PASID_ENTRY_PWT_BIT(pe->val[1]) ? 1 : 0)
> +                           | (VTD_SM_PASID_ENTRY_EMTE_BIT(pe->val[1]) ? 1 : 0)
> +                           | (VTD_SM_PASID_ENTRY_CD_BIT(pe->val[1]) ? 1 : 0);
> +        g_bind_data->vtd.pat = VTD_SM_PASID_ENTRY_PAT(pe->val[1]);
> +        g_bind_data->vtd.emt = VTD_SM_PASID_ENTRY_EMT(pe->val[1]);
> +        bind.flag |= IOMMU_CTX_BIND_PASID;
> +        break;
> +
> +    case VTD_PASID_UNBIND:
> +        g_bind_data->gpgd = 0;
> +        g_bind_data->addr_width = 0;
> +        g_bind_data->hpasid = pasid;
> +        bind.flag |= IOMMU_CTX_UNBIND_PASID;
> +        break;
> +
> +    default:
> +        printf("Unknown VTDPASIDOp!!\n");

Please don't use printf()..  Here assert() suits.

> +        break;
> +    }
> +    if (bind.flag) {

Will this be untrue?  If not, assert() works too.

> +        event_data.event = IOMMU_CTX_EVENT_PASID_BIND;
> +        bind.data = g_bind_data;
> +        event_data.data = &bind;
> +        iommu_ctx_event_notify(&vtd_ic->iommu_context, &event_data);
> +    }
> +    g_free(g_bind_data);
> +#endif
> +}
> +
>  /* Do a context-cache device-selective invalidation.
>   * @func_mask: FM field after shifting
>   */
> @@ -2528,12 +2600,17 @@ static gboolean vtd_flush_pasid(gpointer key, gpointer value,
>                  pc_entry->pasid_cache_gen = s->pasid_cache_gen;
>                  if (!vtd_pasid_entry_compare(&pe, &pc_entry->pasid_entry)) {
>                      pc_entry->pasid_entry = pe;
> +                    vtd_bind_guest_pasid(s, vtd_bus, devfn,
> +                                     pasid, &pe, VTD_PASID_UPDATE);
>                      /*
>                       * TODO: when pasid-base-iotlb(piotlb) infrastructure is
>                       * ready, should invalidate QEMU piotlb togehter with this
>                       * change.
>                       */
>                  }
> +            } else {
> +                vtd_bind_guest_pasid(s, vtd_bus, devfn,
> +                                  pasid, NULL, VTD_PASID_UNBIND);

Please see the reply in the other thread on vtd_flush_pasid().  I've
filled in where I feel like this UNBIND should exist, I feel like your
current code could miss some places where you should unbind but didn't.

>              }
>          }
>      }
> @@ -2623,6 +2700,10 @@ static inline void vtd_fill_in_pe_cache(
>  
>      pc_entry->pasid_entry = *pe;
>      pc_entry->pasid_cache_gen = s->pasid_cache_gen;
> +    vtd_bind_guest_pasid(s, vtd_pasid_as->vtd_bus,
> +                         vtd_pasid_as->devfn,
> +                         vtd_pasid_as->pasid,
> +                         pe, VTD_PASID_UPDATE);
>  }
>  
>  static int vtd_pasid_cache_psi(IntelIOMMUState *s,
> diff --git a/hw/i386/intel_iommu_internal.h b/hw/i386/intel_iommu_internal.h
> index 12873e1..13e02e8 100644
> --- a/hw/i386/intel_iommu_internal.h
> +++ b/hw/i386/intel_iommu_internal.h
> @@ -483,6 +483,14 @@ struct VTDRootEntry {
>  };
>  typedef struct VTDRootEntry VTDRootEntry;
>  
> +enum VTDPASIDOp {
> +    VTD_PASID_BIND,
> +    VTD_PASID_UNBIND,
> +    VTD_PASID_UPDATE,
> +    VTD_OP_NUM
> +};
> +typedef enum VTDPASIDOp VTDPASIDOp;
> +
>  struct VTDPASIDCacheInfo {
>  #define VTD_PASID_CACHE_DOMSI   (1ULL << 0);
>  #define VTD_PASID_CACHE_PASIDSI (1ULL << 1);
> @@ -549,6 +557,18 @@ typedef struct VTDPASIDCacheInfo VTDPASIDCacheInfo;
>  #define VTD_SM_PASID_ENTRY_AW          7ULL /* Adjusted guest-address-width */
>  #define VTD_SM_PASID_ENTRY_DID(val)    ((val) & VTD_DOMAIN_ID_MASK)
>  
> +/* Adjusted guest-address-width */
> +#define VTD_SM_PASID_ENTRY_FLPM          3ULL
> +#define VTD_SM_PASID_ENTRY_FLPTPTR       (~0xfffULL)
> +#define VTD_SM_PASID_ENTRY_SRE_BIT(val)  (!!((val) & 1ULL))
> +#define VTD_SM_PASID_ENTRY_EAFE_BIT(val) (!!(((val) >> 7) & 1ULL))
> +#define VTD_SM_PASID_ENTRY_PCD_BIT(val)  (!!(((val) >> 31) & 1ULL))
> +#define VTD_SM_PASID_ENTRY_PWT_BIT(val)  (!!(((val) >> 30) & 1ULL))
> +#define VTD_SM_PASID_ENTRY_EMTE_BIT(val) (!!(((val) >> 26) & 1ULL))
> +#define VTD_SM_PASID_ENTRY_CD_BIT(val)   (!!(((val) >> 25) & 1ULL))
> +#define VTD_SM_PASID_ENTRY_PAT(val)      (((val) >> 32) & 0xFFFFFFFFULL)
> +#define VTD_SM_PASID_ENTRY_EMT(val)      (((val) >> 27) & 0x7ULL)
> +
>  /* Second Level Page Translation Pointer*/
>  #define VTD_SM_PASID_ENTRY_SLPTPTR     (~0xfffULL)
>  
> -- 
> 2.7.4
> 

-- 
Peter Xu


  reply	other threads:[~2019-11-04 20:26 UTC|newest]

Thread overview: 150+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-10-24 12:34 [RFC v2 00/22] intel_iommu: expose Shared Virtual Addressing to VM Liu Yi L
2019-10-24 12:34 ` Liu Yi L
2019-10-24 12:34 ` [RFC v2 01/22] update-linux-headers: Import iommu.h Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-10-24 12:34 ` [RFC v2 02/22] header update VFIO/IOMMU vSVA APIs against 5.4.0-rc3+ Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-10-24 12:34 ` [RFC v2 03/22] intel_iommu: modify x-scalable-mode to be string option Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-11-01 14:57   ` Peter Xu
2019-11-01 14:57     ` Peter Xu
2019-11-05  9:14     ` Liu, Yi L
2019-11-05  9:14       ` Liu, Yi L
2019-11-05 12:50       ` Peter Xu
2019-11-05 12:50         ` Peter Xu
2019-11-06  9:50         ` Liu, Yi L
2019-11-06  9:50           ` Liu, Yi L
2019-10-24 12:34 ` [RFC v2 04/22] hw/iommu: introduce IOMMUContext Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-10-27 17:39   ` David Gibson
2019-10-27 17:39     ` David Gibson
2019-11-06 11:18     ` Liu, Yi L
2019-11-06 11:18       ` Liu, Yi L
2019-10-24 12:34 ` [RFC v2 05/22] vfio/common: add iommu_ctx_notifier in container Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-11-01 14:58   ` Peter Xu
2019-11-01 14:58     ` Peter Xu
2019-11-06 11:08     ` Liu, Yi L
2019-10-24 12:34 ` [RFC v2 06/22] hw/pci: modify pci_setup_iommu() to set PCIIOMMUOps Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-10-27 17:43   ` David Gibson
2019-10-27 17:43     ` David Gibson
2019-11-06  8:18     ` Liu, Yi L
2019-11-06  8:18       ` Liu, Yi L
2019-11-01 18:09   ` Peter Xu
2019-11-01 18:09     ` Peter Xu
2019-11-06  8:15     ` Liu, Yi L
2019-11-06  8:15       ` Liu, Yi L
2019-10-24 12:34 ` [RFC v2 07/22] hw/pci: introduce pci_device_iommu_context() Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-10-29 11:50   ` David Gibson
2019-10-29 11:50     ` David Gibson
2019-11-06  8:20     ` Liu, Yi L
2019-11-06  8:20       ` Liu, Yi L
2019-11-01 18:09   ` Peter Xu
2019-11-01 18:09     ` Peter Xu
2019-11-06  8:14     ` Liu, Yi L
2019-11-06  8:14       ` Liu, Yi L
2019-10-24 12:34 ` [RFC v2 08/22] intel_iommu: provide get_iommu_context() callback Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-11-01 14:55   ` Peter Xu
2019-11-01 14:55     ` Peter Xu
2019-11-06 11:07     ` Liu, Yi L
2019-11-06 11:07       ` Liu, Yi L
2019-10-24 12:34 ` [RFC v2 09/22] vfio/pci: add iommu_context notifier for pasid alloc/free Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-10-29 12:15   ` David Gibson
2019-10-29 12:15     ` David Gibson
2019-11-01 17:26     ` Peter Xu
2019-11-01 17:26       ` Peter Xu
2019-11-06 12:46       ` Liu, Yi L
2019-11-06 12:46         ` Liu, Yi L
2019-11-06 12:14     ` Liu, Yi L
2019-11-06 12:14       ` Liu, Yi L
2019-11-20  4:27       ` David Gibson
2019-11-20  4:27         ` David Gibson
2019-11-26  7:07         ` Liu, Yi L
2019-11-26  7:07           ` Liu, Yi L
2019-10-24 12:34 ` [RFC v2 10/22] intel_iommu: add virtual command capability support Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-11-01 18:05   ` Peter Xu
2019-11-01 18:05     ` Peter Xu
2019-11-06 12:40     ` Liu, Yi L
2019-11-06 12:40       ` Liu, Yi L
2019-11-06 14:00       ` Peter Xu
2019-11-06 14:00         ` Peter Xu
2019-11-12  6:27         ` Liu, Yi L
2019-11-12  6:27           ` Liu, Yi L
2019-10-24 12:34 ` [RFC v2 11/22] intel_iommu: process pasid cache invalidation Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-11-02 16:05   ` Peter Xu
2019-11-02 16:05     ` Peter Xu
2019-11-06  5:55     ` Liu, Yi L
2019-11-06  5:55       ` Liu, Yi L
2019-10-24 12:34 ` [RFC v2 12/22] intel_iommu: add present bit check for pasid table entries Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-11-02 16:20   ` Peter Xu
2019-11-02 16:20     ` Peter Xu
2019-11-06  8:14     ` Liu, Yi L
2019-11-06  8:14       ` Liu, Yi L
2019-10-24 12:34 ` [RFC v2 13/22] intel_iommu: add PASID cache management infrastructure Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-11-04 17:08   ` Peter Xu
2019-11-04 17:08     ` Peter Xu
2019-11-04 20:06   ` Peter Xu
2019-11-04 20:06     ` Peter Xu
2019-11-06  7:56     ` Liu, Yi L
2019-11-06  7:56       ` Liu, Yi L
2019-11-07 15:46       ` Peter Xu
2019-11-07 15:46         ` Peter Xu
2019-10-24 12:34 ` [RFC v2 14/22] vfio/pci: add iommu_context notifier for pasid bind/unbind Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-11-04 16:02   ` David Gibson
2019-11-04 16:02     ` David Gibson
2019-11-06 12:22     ` Liu, Yi L
2019-11-06 12:22       ` Liu, Yi L
2019-11-06 14:25       ` Peter Xu
2019-11-06 14:25         ` Peter Xu
2019-10-24 12:34 ` [RFC v2 15/22] intel_iommu: bind/unbind guest page table to host Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-11-04 20:25   ` Peter Xu [this message]
2019-11-04 20:25     ` Peter Xu
2019-11-06  8:10     ` Liu, Yi L
2019-11-06  8:10       ` Liu, Yi L
2019-11-06 14:27       ` Peter Xu
2019-11-06 14:27         ` Peter Xu
2019-10-24 12:34 ` [RFC v2 16/22] intel_iommu: replay guest pasid bindings " Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-10-24 12:34 ` [RFC v2 17/22] intel_iommu: replay pasid binds after context cache invalidation Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-10-24 12:34 ` [RFC v2 18/22] intel_iommu: do not passdown pasid bind for PASID #0 Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-10-24 12:34 ` [RFC v2 19/22] vfio/pci: add iommu_context notifier for PASID-based iotlb flush Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-10-24 12:34 ` [RFC v2 20/22] intel_iommu: process PASID-based iotlb invalidation Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-10-24 12:34 ` [RFC v2 21/22] intel_iommu: propagate PASID-based iotlb invalidation to host Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-10-24 12:34 ` [RFC v2 22/22] intel_iommu: process PASID-based Device-TLB invalidation Liu Yi L
2019-10-24 12:34   ` Liu Yi L
2019-10-25  6:21 ` [RFC v2 00/22] intel_iommu: expose Shared Virtual Addressing to VM no-reply
2019-10-25  6:21   ` no-reply
2019-10-25  6:30 ` no-reply
2019-10-25  6:30   ` no-reply
2019-10-25  9:49 ` Jason Wang
2019-10-25  9:49   ` Jason Wang
2019-10-25 10:12   ` Tian, Kevin
2019-10-25 10:12     ` Tian, Kevin
2019-10-31  4:33     ` Jason Wang
2019-10-31  5:39       ` Tian, Kevin
2019-10-31 14:07       ` Liu, Yi L
2019-11-01  7:29         ` Jason Wang
2019-11-01  7:46           ` Tian, Kevin
2019-11-01  8:04             ` Jason Wang
2019-11-01  8:04               ` Jason Wang
2019-11-01  8:09               ` Jason Wang
2019-11-02  7:35                 ` Tian, Kevin
2019-11-04 17:22 ` Peter Xu
2019-11-04 17:22   ` Peter Xu
2019-11-05  9:09   ` Liu, Yi L
2019-11-05  9:09     ` Liu, Yi L

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20191104202559.GA12619@xz-x1 \
    --to=peterx@redhat.com \
    --cc=alex.williamson@redhat.com \
    --cc=david@gibson.dropbear.id.au \
    --cc=eric.auger@redhat.com \
    --cc=jacob.jun.pan@linux.intel.com \
    --cc=jun.j.tian@intel.com \
    --cc=kevin.tian@intel.com \
    --cc=kvm@vger.kernel.org \
    --cc=mst@redhat.com \
    --cc=pbonzini@redhat.com \
    --cc=qemu-devel@nongnu.org \
    --cc=tianyu.lan@intel.com \
    --cc=yi.l.liu@intel.com \
    --cc=yi.y.sun@intel.com \
    --cc=yi.y.sun@linux.intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.