* [Intel-gfx] [PATCH v9 0/8] Asynchronous flip implementation for i915
@ 2020-09-16 15:08 ` Karthik B S
0 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-16 15:08 UTC (permalink / raw)
To: intel-gfx
Cc: paulo.r.zanoni, michel, dri-devel, daniel.vetter, harry.wentland,
nicholas.kazlauskas
Without async flip support in the kernel, fullscreen apps where game
resolution is equal to the screen resolution, must perform an extra blit
per frame prior to flipping.
Asynchronous page flips will also boost the FPS of Mesa benchmarks.
v2: -Few patches have been squashed and patches have been shuffled as
per the reviews on the previous version.
v3: -Few patches have been squashed and patches have been shuffled as
per the reviews on the previous version.
v4: -Made changes to fix the sequence and time stamp issue as per the
comments received on the previous version.
-Timestamps are calculated using the flip done time stamp and current
timestamp. Here I915_MODE_FLAG_GET_SCANLINE_FROM_TIMESTAMP flag is used
for timestamp calculations.
-Event is sent from the interrupt handler immediately using this
updated timestamps and sequence.
-Added more state checks as async flip should only allow change in plane
surface address and nothing else should be allowed to change.
-Added a separate plane hook for async flip.
-Need to find a way to reject fbc enabling if it comes as part of this
flip as bspec states that changes to FBC are not allowed.
v5: -Fixed the Checkpatch and sparse warnings.
v6: -Reverted back to the old timestamping code as per the feedback received.
-Added documentation.
v7: -Changes in intel_atomic_check_async()
-Add vfunc for skl_program_async_surface_address()
v8: -Add WA for older platforms with double buffered
async address update enable bit.
v9: -Changes as per feedback received on previous version.
Test-with: <20200916135044.6903-1-karthik.b.s@intel.com>
Karthik B S (8):
drm/i915: Add enable/disable flip done and flip done handler
drm/i915: Add support for async flips in I915
drm/i915: Add checks specific to async flips
drm/i915: Do not call drm_crtc_arm_vblank_event in async flips
drm/i915: Add dedicated plane hook for async flip case
drm/i915: WA for platforms with double buffered address update enable
bit
Documentation/gpu: Add asynchronous flip documentation for i915
drm/i915: Enable async flips in i915
Documentation/gpu/i915.rst | 6 +
.../gpu/drm/i915/display/intel_atomic_plane.c | 6 +-
drivers/gpu/drm/i915/display/intel_display.c | 197 ++++++++++++++++++
.../drm/i915/display/intel_display_types.h | 3 +
drivers/gpu/drm/i915/display/intel_sprite.c | 30 +++
drivers/gpu/drm/i915/i915_irq.c | 52 +++++
drivers/gpu/drm/i915/i915_irq.h | 3 +
drivers/gpu/drm/i915/i915_reg.h | 1 +
8 files changed, 297 insertions(+), 1 deletion(-)
--
2.22.0
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread* [PATCH v9 1/8] drm/i915: Add enable/disable flip done and flip done handler
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
@ 2020-09-16 15:08 ` Karthik B S
-1 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-16 15:08 UTC (permalink / raw)
To: intel-gfx
Cc: paulo.r.zanoni, michel, Karthik B S, dri-devel, vandita.kulkarni,
uma.shankar, daniel.vetter, nicholas.kazlauskas
Add enable/disable flip done functions and the flip done handler
function which handles the flip done interrupt.
Enable the flip done interrupt in IER.
Enable flip done function is called before writing the
surface address register as the write to this register triggers
the flip done interrupt
Flip done handler is used to send the page flip event as soon as the
surface address is written as per the requirement of async flips.
The interrupt is disabled after the event is sent.
v2: -Change function name from icl_* to skl_* (Paulo)
-Move flip handler to this patch (Paulo)
-Remove vblank_put() (Paulo)
-Enable flip done interrupt for gen9+ only (Paulo)
-Enable flip done interrupt in power_well_post_enable hook (Paulo)
-Removed the event check in flip done handler to handle async
flips without pageflip events.
v3: -Move skl_disable_flip_done out of interrupt handler (Paulo)
-Make the pending vblank event NULL in the beginning of
flip_done_handler to remove sporadic WARN_ON that is seen.
v4: -Calculate timestamps using flip done time stamp and current
timestamp for async flips (Ville)
v5: -Fix the sparse warning by making the function 'g4x_get_flip_counter'
static.(Reported-by: kernel test robot <lkp@intel.com>)
-Fix the typo in commit message.
v6: -Revert back to old time stamping code.
-Remove the break while calling skl_enable_flip_done. (Paulo)
v7: -Rebased.
v8: -Rebased.
v9: -Use struct drm_i915_private *i915 in new code. (Ville)
-Use intel_crtc instead of drm_crtc. (Ville)
-Do not mix the flip done and vblank hooks. (Ville)
Signed-off-by: Karthik B S <karthik.b.s@intel.com>
Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
---
drivers/gpu/drm/i915/display/intel_display.c | 8 +++
drivers/gpu/drm/i915/i915_irq.c | 52 ++++++++++++++++++++
drivers/gpu/drm/i915/i915_irq.h | 3 ++
3 files changed, 63 insertions(+)
diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
index f862403388f6..896f6d3cab44 100644
--- a/drivers/gpu/drm/i915/display/intel_display.c
+++ b/drivers/gpu/drm/i915/display/intel_display.c
@@ -15612,6 +15612,11 @@ static void intel_atomic_commit_tail(struct intel_atomic_state *state)
intel_dbuf_pre_plane_update(state);
+ for_each_new_intel_crtc_in_state(state, crtc, new_crtc_state, i) {
+ if (new_crtc_state->uapi.async_flip)
+ skl_enable_flip_done(crtc);
+ }
+
/* Now enable the clocks, plane, pipe, and connectors that we set up. */
dev_priv->display.commit_modeset_enables(state);
@@ -15633,6 +15638,9 @@ static void intel_atomic_commit_tail(struct intel_atomic_state *state)
drm_atomic_helper_wait_for_flip_done(dev, &state->base);
for_each_new_intel_crtc_in_state(state, crtc, new_crtc_state, i) {
+ if (new_crtc_state->uapi.async_flip)
+ skl_disable_flip_done(crtc);
+
if (new_crtc_state->hw.active &&
!needs_modeset(new_crtc_state) &&
!new_crtc_state->preload_luts &&
diff --git a/drivers/gpu/drm/i915/i915_irq.c b/drivers/gpu/drm/i915/i915_irq.c
index 759f523c6a6b..9b8796c1a256 100644
--- a/drivers/gpu/drm/i915/i915_irq.c
+++ b/drivers/gpu/drm/i915/i915_irq.c
@@ -1245,6 +1245,23 @@ display_pipe_crc_irq_handler(struct drm_i915_private *dev_priv,
u32 crc4) {}
#endif
+static void flip_done_handler(struct drm_i915_private *i915,
+ enum pipe pipe)
+{
+ struct intel_crtc *crtc = intel_get_crtc_for_pipe(i915, pipe);
+ struct drm_crtc_state *crtc_state = crtc->base.state;
+ struct drm_pending_vblank_event *e = crtc_state->event;
+ struct drm_device *dev = &i915->drm;
+ unsigned long irqflags;
+
+ spin_lock_irqsave(&dev->event_lock, irqflags);
+
+ crtc_state->event = NULL;
+
+ drm_crtc_send_vblank_event(&crtc->base, e);
+
+ spin_unlock_irqrestore(&dev->event_lock, irqflags);
+}
static void hsw_pipe_crc_irq_handler(struct drm_i915_private *dev_priv,
enum pipe pipe)
@@ -2329,6 +2346,9 @@ gen8_de_irq_handler(struct drm_i915_private *dev_priv, u32 master_ctl)
if (iir & GEN8_PIPE_VBLANK)
intel_handle_vblank(dev_priv, pipe);
+ if (iir & GEN9_PIPE_PLANE1_FLIP_DONE)
+ flip_done_handler(dev_priv, pipe);
+
if (iir & GEN8_PIPE_CDCLK_CRC_DONE)
hsw_pipe_crc_irq_handler(dev_priv, pipe);
@@ -2650,6 +2670,19 @@ int bdw_enable_vblank(struct drm_crtc *crtc)
return 0;
}
+void skl_enable_flip_done(struct intel_crtc *crtc)
+{
+ struct drm_i915_private *i915 = to_i915(crtc->base.dev);
+ enum pipe pipe = crtc->pipe;
+ unsigned long irqflags;
+
+ spin_lock_irqsave(&i915->irq_lock, irqflags);
+
+ bdw_enable_pipe_irq(i915, pipe, GEN9_PIPE_PLANE1_FLIP_DONE);
+
+ spin_unlock_irqrestore(&i915->irq_lock, irqflags);
+}
+
/* Called from drm generic code, passed 'crtc' which
* we use as a pipe index
*/
@@ -2710,6 +2743,19 @@ void bdw_disable_vblank(struct drm_crtc *crtc)
spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);
}
+void skl_disable_flip_done(struct intel_crtc *crtc)
+{
+ struct drm_i915_private *i915 = to_i915(crtc->base.dev);
+ enum pipe pipe = crtc->pipe;
+ unsigned long irqflags;
+
+ spin_lock_irqsave(&i915->irq_lock, irqflags);
+
+ bdw_disable_pipe_irq(i915, pipe, GEN9_PIPE_PLANE1_FLIP_DONE);
+
+ spin_unlock_irqrestore(&i915->irq_lock, irqflags);
+}
+
static void ibx_irq_reset(struct drm_i915_private *dev_priv)
{
struct intel_uncore *uncore = &dev_priv->uncore;
@@ -2920,6 +2966,9 @@ void gen8_irq_power_well_post_enable(struct drm_i915_private *dev_priv,
u32 extra_ier = GEN8_PIPE_VBLANK | GEN8_PIPE_FIFO_UNDERRUN;
enum pipe pipe;
+ if (INTEL_GEN(dev_priv) >= 9)
+ extra_ier |= GEN9_PIPE_PLANE1_FLIP_DONE;
+
spin_lock_irq(&dev_priv->irq_lock);
if (!intel_irqs_enabled(dev_priv)) {
@@ -3403,6 +3452,9 @@ static void gen8_de_irq_postinstall(struct drm_i915_private *dev_priv)
de_pipe_enables = de_pipe_masked | GEN8_PIPE_VBLANK |
GEN8_PIPE_FIFO_UNDERRUN;
+ if (INTEL_GEN(dev_priv) >= 9)
+ de_pipe_enables |= GEN9_PIPE_PLANE1_FLIP_DONE;
+
de_port_enables = de_port_masked;
if (IS_GEN9_LP(dev_priv))
de_port_enables |= BXT_DE_PORT_HOTPLUG_MASK;
diff --git a/drivers/gpu/drm/i915/i915_irq.h b/drivers/gpu/drm/i915/i915_irq.h
index 25f25cd95818..2efe609519ca 100644
--- a/drivers/gpu/drm/i915/i915_irq.h
+++ b/drivers/gpu/drm/i915/i915_irq.h
@@ -118,6 +118,9 @@ void i965_disable_vblank(struct drm_crtc *crtc);
void ilk_disable_vblank(struct drm_crtc *crtc);
void bdw_disable_vblank(struct drm_crtc *crtc);
+void skl_enable_flip_done(struct intel_crtc *crtc);
+void skl_disable_flip_done(struct intel_crtc *crtc);
+
void gen2_irq_reset(struct intel_uncore *uncore);
void gen3_irq_reset(struct intel_uncore *uncore, i915_reg_t imr,
i915_reg_t iir, i915_reg_t ier);
--
2.22.0
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply related [flat|nested] 54+ messages in thread* [Intel-gfx] [PATCH v9 1/8] drm/i915: Add enable/disable flip done and flip done handler
@ 2020-09-16 15:08 ` Karthik B S
0 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-16 15:08 UTC (permalink / raw)
To: intel-gfx
Cc: paulo.r.zanoni, michel, dri-devel, daniel.vetter, harry.wentland,
nicholas.kazlauskas
Add enable/disable flip done functions and the flip done handler
function which handles the flip done interrupt.
Enable the flip done interrupt in IER.
Enable flip done function is called before writing the
surface address register as the write to this register triggers
the flip done interrupt
Flip done handler is used to send the page flip event as soon as the
surface address is written as per the requirement of async flips.
The interrupt is disabled after the event is sent.
v2: -Change function name from icl_* to skl_* (Paulo)
-Move flip handler to this patch (Paulo)
-Remove vblank_put() (Paulo)
-Enable flip done interrupt for gen9+ only (Paulo)
-Enable flip done interrupt in power_well_post_enable hook (Paulo)
-Removed the event check in flip done handler to handle async
flips without pageflip events.
v3: -Move skl_disable_flip_done out of interrupt handler (Paulo)
-Make the pending vblank event NULL in the beginning of
flip_done_handler to remove sporadic WARN_ON that is seen.
v4: -Calculate timestamps using flip done time stamp and current
timestamp for async flips (Ville)
v5: -Fix the sparse warning by making the function 'g4x_get_flip_counter'
static.(Reported-by: kernel test robot <lkp@intel.com>)
-Fix the typo in commit message.
v6: -Revert back to old time stamping code.
-Remove the break while calling skl_enable_flip_done. (Paulo)
v7: -Rebased.
v8: -Rebased.
v9: -Use struct drm_i915_private *i915 in new code. (Ville)
-Use intel_crtc instead of drm_crtc. (Ville)
-Do not mix the flip done and vblank hooks. (Ville)
Signed-off-by: Karthik B S <karthik.b.s@intel.com>
Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
---
drivers/gpu/drm/i915/display/intel_display.c | 8 +++
drivers/gpu/drm/i915/i915_irq.c | 52 ++++++++++++++++++++
drivers/gpu/drm/i915/i915_irq.h | 3 ++
3 files changed, 63 insertions(+)
diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
index f862403388f6..896f6d3cab44 100644
--- a/drivers/gpu/drm/i915/display/intel_display.c
+++ b/drivers/gpu/drm/i915/display/intel_display.c
@@ -15612,6 +15612,11 @@ static void intel_atomic_commit_tail(struct intel_atomic_state *state)
intel_dbuf_pre_plane_update(state);
+ for_each_new_intel_crtc_in_state(state, crtc, new_crtc_state, i) {
+ if (new_crtc_state->uapi.async_flip)
+ skl_enable_flip_done(crtc);
+ }
+
/* Now enable the clocks, plane, pipe, and connectors that we set up. */
dev_priv->display.commit_modeset_enables(state);
@@ -15633,6 +15638,9 @@ static void intel_atomic_commit_tail(struct intel_atomic_state *state)
drm_atomic_helper_wait_for_flip_done(dev, &state->base);
for_each_new_intel_crtc_in_state(state, crtc, new_crtc_state, i) {
+ if (new_crtc_state->uapi.async_flip)
+ skl_disable_flip_done(crtc);
+
if (new_crtc_state->hw.active &&
!needs_modeset(new_crtc_state) &&
!new_crtc_state->preload_luts &&
diff --git a/drivers/gpu/drm/i915/i915_irq.c b/drivers/gpu/drm/i915/i915_irq.c
index 759f523c6a6b..9b8796c1a256 100644
--- a/drivers/gpu/drm/i915/i915_irq.c
+++ b/drivers/gpu/drm/i915/i915_irq.c
@@ -1245,6 +1245,23 @@ display_pipe_crc_irq_handler(struct drm_i915_private *dev_priv,
u32 crc4) {}
#endif
+static void flip_done_handler(struct drm_i915_private *i915,
+ enum pipe pipe)
+{
+ struct intel_crtc *crtc = intel_get_crtc_for_pipe(i915, pipe);
+ struct drm_crtc_state *crtc_state = crtc->base.state;
+ struct drm_pending_vblank_event *e = crtc_state->event;
+ struct drm_device *dev = &i915->drm;
+ unsigned long irqflags;
+
+ spin_lock_irqsave(&dev->event_lock, irqflags);
+
+ crtc_state->event = NULL;
+
+ drm_crtc_send_vblank_event(&crtc->base, e);
+
+ spin_unlock_irqrestore(&dev->event_lock, irqflags);
+}
static void hsw_pipe_crc_irq_handler(struct drm_i915_private *dev_priv,
enum pipe pipe)
@@ -2329,6 +2346,9 @@ gen8_de_irq_handler(struct drm_i915_private *dev_priv, u32 master_ctl)
if (iir & GEN8_PIPE_VBLANK)
intel_handle_vblank(dev_priv, pipe);
+ if (iir & GEN9_PIPE_PLANE1_FLIP_DONE)
+ flip_done_handler(dev_priv, pipe);
+
if (iir & GEN8_PIPE_CDCLK_CRC_DONE)
hsw_pipe_crc_irq_handler(dev_priv, pipe);
@@ -2650,6 +2670,19 @@ int bdw_enable_vblank(struct drm_crtc *crtc)
return 0;
}
+void skl_enable_flip_done(struct intel_crtc *crtc)
+{
+ struct drm_i915_private *i915 = to_i915(crtc->base.dev);
+ enum pipe pipe = crtc->pipe;
+ unsigned long irqflags;
+
+ spin_lock_irqsave(&i915->irq_lock, irqflags);
+
+ bdw_enable_pipe_irq(i915, pipe, GEN9_PIPE_PLANE1_FLIP_DONE);
+
+ spin_unlock_irqrestore(&i915->irq_lock, irqflags);
+}
+
/* Called from drm generic code, passed 'crtc' which
* we use as a pipe index
*/
@@ -2710,6 +2743,19 @@ void bdw_disable_vblank(struct drm_crtc *crtc)
spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);
}
+void skl_disable_flip_done(struct intel_crtc *crtc)
+{
+ struct drm_i915_private *i915 = to_i915(crtc->base.dev);
+ enum pipe pipe = crtc->pipe;
+ unsigned long irqflags;
+
+ spin_lock_irqsave(&i915->irq_lock, irqflags);
+
+ bdw_disable_pipe_irq(i915, pipe, GEN9_PIPE_PLANE1_FLIP_DONE);
+
+ spin_unlock_irqrestore(&i915->irq_lock, irqflags);
+}
+
static void ibx_irq_reset(struct drm_i915_private *dev_priv)
{
struct intel_uncore *uncore = &dev_priv->uncore;
@@ -2920,6 +2966,9 @@ void gen8_irq_power_well_post_enable(struct drm_i915_private *dev_priv,
u32 extra_ier = GEN8_PIPE_VBLANK | GEN8_PIPE_FIFO_UNDERRUN;
enum pipe pipe;
+ if (INTEL_GEN(dev_priv) >= 9)
+ extra_ier |= GEN9_PIPE_PLANE1_FLIP_DONE;
+
spin_lock_irq(&dev_priv->irq_lock);
if (!intel_irqs_enabled(dev_priv)) {
@@ -3403,6 +3452,9 @@ static void gen8_de_irq_postinstall(struct drm_i915_private *dev_priv)
de_pipe_enables = de_pipe_masked | GEN8_PIPE_VBLANK |
GEN8_PIPE_FIFO_UNDERRUN;
+ if (INTEL_GEN(dev_priv) >= 9)
+ de_pipe_enables |= GEN9_PIPE_PLANE1_FLIP_DONE;
+
de_port_enables = de_port_masked;
if (IS_GEN9_LP(dev_priv))
de_port_enables |= BXT_DE_PORT_HOTPLUG_MASK;
diff --git a/drivers/gpu/drm/i915/i915_irq.h b/drivers/gpu/drm/i915/i915_irq.h
index 25f25cd95818..2efe609519ca 100644
--- a/drivers/gpu/drm/i915/i915_irq.h
+++ b/drivers/gpu/drm/i915/i915_irq.h
@@ -118,6 +118,9 @@ void i965_disable_vblank(struct drm_crtc *crtc);
void ilk_disable_vblank(struct drm_crtc *crtc);
void bdw_disable_vblank(struct drm_crtc *crtc);
+void skl_enable_flip_done(struct intel_crtc *crtc);
+void skl_disable_flip_done(struct intel_crtc *crtc);
+
void gen2_irq_reset(struct intel_uncore *uncore);
void gen3_irq_reset(struct intel_uncore *uncore, i915_reg_t imr,
i915_reg_t iir, i915_reg_t ier);
--
2.22.0
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 54+ messages in thread
* [PATCH v9 2/8] drm/i915: Add support for async flips in I915
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
@ 2020-09-16 15:08 ` Karthik B S
-1 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-16 15:08 UTC (permalink / raw)
To: intel-gfx
Cc: paulo.r.zanoni, michel, Karthik B S, dri-devel, vandita.kulkarni,
uma.shankar, daniel.vetter, nicholas.kazlauskas
Set the Async Address Update Enable bit in plane ctl
when async flip is requested.
v2: -Move the Async flip enablement to individual patch (Paulo)
v3: -Rebased.
v4: -Add separate plane hook for async flip case (Ville)
v5: -Rebased.
v6: -Move the plane hook to separate patch. (Paulo)
-Remove the early return in skl_plane_ctl. (Paulo)
v7: -Move async address update enable to skl_plane_ctl_crtc() (Ville)
v8: -Rebased.
v9: -Rebased.
Signed-off-by: Karthik B S <karthik.b.s@intel.com>
Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
---
drivers/gpu/drm/i915/display/intel_display.c | 3 +++
drivers/gpu/drm/i915/i915_reg.h | 1 +
2 files changed, 4 insertions(+)
diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
index 896f6d3cab44..627aeaebf94f 100644
--- a/drivers/gpu/drm/i915/display/intel_display.c
+++ b/drivers/gpu/drm/i915/display/intel_display.c
@@ -4785,6 +4785,9 @@ u32 skl_plane_ctl_crtc(const struct intel_crtc_state *crtc_state)
struct drm_i915_private *dev_priv = to_i915(crtc_state->uapi.crtc->dev);
u32 plane_ctl = 0;
+ if (crtc_state->uapi.async_flip)
+ plane_ctl |= PLANE_CTL_ASYNC_FLIP;
+
if (INTEL_GEN(dev_priv) >= 10 || IS_GEMINILAKE(dev_priv))
return plane_ctl;
diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h
index d805d4da6181..e94ca1f8f6b2 100644
--- a/drivers/gpu/drm/i915/i915_reg.h
+++ b/drivers/gpu/drm/i915/i915_reg.h
@@ -6923,6 +6923,7 @@ enum {
#define PLANE_CTL_TILED_X (1 << 10)
#define PLANE_CTL_TILED_Y (4 << 10)
#define PLANE_CTL_TILED_YF (5 << 10)
+#define PLANE_CTL_ASYNC_FLIP (1 << 9)
#define PLANE_CTL_FLIP_HORIZONTAL (1 << 8)
#define PLANE_CTL_MEDIA_DECOMPRESSION_ENABLE (1 << 4) /* TGL+ */
#define PLANE_CTL_ALPHA_MASK (0x3 << 4) /* Pre-GLK */
--
2.22.0
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply related [flat|nested] 54+ messages in thread* [Intel-gfx] [PATCH v9 2/8] drm/i915: Add support for async flips in I915
@ 2020-09-16 15:08 ` Karthik B S
0 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-16 15:08 UTC (permalink / raw)
To: intel-gfx
Cc: paulo.r.zanoni, michel, dri-devel, daniel.vetter, harry.wentland,
nicholas.kazlauskas
Set the Async Address Update Enable bit in plane ctl
when async flip is requested.
v2: -Move the Async flip enablement to individual patch (Paulo)
v3: -Rebased.
v4: -Add separate plane hook for async flip case (Ville)
v5: -Rebased.
v6: -Move the plane hook to separate patch. (Paulo)
-Remove the early return in skl_plane_ctl. (Paulo)
v7: -Move async address update enable to skl_plane_ctl_crtc() (Ville)
v8: -Rebased.
v9: -Rebased.
Signed-off-by: Karthik B S <karthik.b.s@intel.com>
Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
---
drivers/gpu/drm/i915/display/intel_display.c | 3 +++
drivers/gpu/drm/i915/i915_reg.h | 1 +
2 files changed, 4 insertions(+)
diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
index 896f6d3cab44..627aeaebf94f 100644
--- a/drivers/gpu/drm/i915/display/intel_display.c
+++ b/drivers/gpu/drm/i915/display/intel_display.c
@@ -4785,6 +4785,9 @@ u32 skl_plane_ctl_crtc(const struct intel_crtc_state *crtc_state)
struct drm_i915_private *dev_priv = to_i915(crtc_state->uapi.crtc->dev);
u32 plane_ctl = 0;
+ if (crtc_state->uapi.async_flip)
+ plane_ctl |= PLANE_CTL_ASYNC_FLIP;
+
if (INTEL_GEN(dev_priv) >= 10 || IS_GEMINILAKE(dev_priv))
return plane_ctl;
diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h
index d805d4da6181..e94ca1f8f6b2 100644
--- a/drivers/gpu/drm/i915/i915_reg.h
+++ b/drivers/gpu/drm/i915/i915_reg.h
@@ -6923,6 +6923,7 @@ enum {
#define PLANE_CTL_TILED_X (1 << 10)
#define PLANE_CTL_TILED_Y (4 << 10)
#define PLANE_CTL_TILED_YF (5 << 10)
+#define PLANE_CTL_ASYNC_FLIP (1 << 9)
#define PLANE_CTL_FLIP_HORIZONTAL (1 << 8)
#define PLANE_CTL_MEDIA_DECOMPRESSION_ENABLE (1 << 4) /* TGL+ */
#define PLANE_CTL_ALPHA_MASK (0x3 << 4) /* Pre-GLK */
--
2.22.0
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 54+ messages in thread
* [PATCH v9 3/8] drm/i915: Add checks specific to async flips
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
@ 2020-09-16 15:08 ` Karthik B S
-1 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-16 15:08 UTC (permalink / raw)
To: intel-gfx
Cc: paulo.r.zanoni, michel, Karthik B S, dri-devel, vandita.kulkarni,
uma.shankar, daniel.vetter, nicholas.kazlauskas
If flip is requested on any other plane, reject it.
Make sure there is no change in fbc, offset and framebuffer modifiers
when async flip is requested.
If any of these are modified, reject async flip.
v2: -Replace DRM_ERROR (Paulo)
-Add check for changes in OFFSET, FBC, RC(Paulo)
v3: -Removed TODO as benchmarking tests have been run now.
v4: -Added more state checks for async flip (Ville)
-Moved intel_atomic_check_async to the end of intel_atomic_check
as the plane checks needs to pass before this. (Ville)
-Removed crtc_state->enable_fbc check. (Ville)
-Set the I915_MODE_FLAG_GET_SCANLINE_FROM_TIMESTAMP flag for async
flip case as scanline counter is not reliable here.
v5: -Fix typo and other check patch errors seen in CI
in 'intel_atomic_check_async' function.
v6: -Don't call intel_atomic_check_async multiple times. (Ville)
-Remove the check for n_planes in intel_atomic_check_async
-Added documentation for async flips. (Paulo)
v7: -Replace 'intel_plane' with 'plane'. (Ville)
-Replace all uapi.foo as hw.foo. (Ville)
-Do not use intel_wm_need_update function. (Ville)
-Add destination coordinate check. (Ville)
-Do not allow async flip with linear buffer
on older hw as it has issues with this. (Ville)
-Remove break after intel_atomic_check_async. (Ville)
v8: -Rebased.
v9: -Replace DRM_DEBUG_KMS with drm_dbg_kms(). (Ville)
-Fix comment formatting. (Ville)
-Remove gen specific checks. (Ville)
-Remove irrelevant FB size check. (Ville)
-Add missing stride check. (Ville)
-Use drm_rect_equals() instead of individual checks. (Ville)
-Call intel_atomic_check_async before state dump. (Ville)
Signed-off-by: Karthik B S <karthik.b.s@intel.com>
Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
---
drivers/gpu/drm/i915/display/intel_display.c | 137 +++++++++++++++++++
1 file changed, 137 insertions(+)
diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
index 627aeaebf94f..0f0bcbb00c7f 100644
--- a/drivers/gpu/drm/i915/display/intel_display.c
+++ b/drivers/gpu/drm/i915/display/intel_display.c
@@ -14882,6 +14882,137 @@ static bool intel_cpu_transcoders_need_modeset(struct intel_atomic_state *state,
return false;
}
+/**
+ * DOC: asynchronous flip implementation
+ *
+ * Asynchronous page flip is the implementation for the DRM_MODE_PAGE_FLIP_ASYNC
+ * flag. Currently async flip is only supported via the drmModePageFlip IOCTL.
+ * Correspondingly, support is currently added for primary plane only.
+ *
+ * Async flip can only change the plane surface address, so anything else
+ * changing is rejected from the intel_atomic_check_async() function.
+ * Once this check is cleared, flip done interrupt is enabled using
+ * the skl_enable_flip_done() function.
+ *
+ * As soon as the surface address register is written, flip done interrupt is
+ * generated and the requested events are sent to the usersapce in the interrupt
+ * handler itself. The timestamp and sequence sent during the flip done event
+ * correspond to the last vblank and have no relation to the actual time when
+ * the flip done event was sent.
+ */
+
+static int intel_atomic_check_async(struct intel_atomic_state *state)
+{
+ struct drm_i915_private *i915 = to_i915(state->base.dev);
+ struct intel_crtc_state *old_crtc_state, *new_crtc_state;
+ struct intel_plane_state *new_plane_state, *old_plane_state;
+ struct intel_crtc *crtc;
+ struct intel_plane *plane;
+ int i;
+
+ for_each_oldnew_intel_crtc_in_state(state, crtc, old_crtc_state,
+ new_crtc_state, i) {
+ if (needs_modeset(new_crtc_state)) {
+ drm_dbg_kms(&i915->drm, "Modeset Required. Async flip not supported\n");
+ return -EINVAL;
+ }
+
+ if (!new_crtc_state->hw.active) {
+ drm_dbg_kms(&i915->drm, "CRTC inactive\n");
+ return -EINVAL;
+ }
+ if (old_crtc_state->active_planes != new_crtc_state->active_planes) {
+ drm_dbg_kms(&i915->drm,
+ "Active planes cannot be changed during async flip\n");
+ return -EINVAL;
+ }
+ }
+
+ for_each_oldnew_intel_plane_in_state(state, plane, old_plane_state,
+ new_plane_state, i) {
+ /*
+ * TODO: Async flip is only supported through the page flip IOCTL
+ * as of now. So support currently added for primary plane only.
+ * Support for other planes on platforms on which supports
+ * this(vlv/chv and icl+) should be added when async flip is
+ * enabled in the atomic IOCTL path.
+ */
+ if (plane->id != PLANE_PRIMARY)
+ return -EINVAL;
+
+ /*
+ * FIXME: This check is kept generic for all platforms.
+ * Need to verify this for all gen9 and gen10 platforms to enable
+ * this selectively if required.
+ */
+ if (!(new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_X_TILED ||
+ new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_Y_TILED ||
+ new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_Yf_TILED)) {
+ drm_dbg_kms(&i915->drm,
+ "Linear memory/CCS does not support async flips\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->color_plane[0].stride !=
+ new_plane_state->color_plane[0].stride) {
+ drm_dbg_kms(&i915->drm, "Stride cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.fb->modifier !=
+ new_plane_state->hw.fb->modifier) {
+ drm_dbg_kms(&i915->drm,
+ "Framebuffer modifiers cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.fb->format !=
+ new_plane_state->hw.fb->format) {
+ drm_dbg_kms(&i915->drm,
+ "Framebuffer format cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.rotation !=
+ new_plane_state->hw.rotation) {
+ drm_dbg_kms(&i915->drm, "Rotation cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (!drm_rect_equals(&old_plane_state->uapi.src, &new_plane_state->uapi.src) ||
+ !drm_rect_equals(&old_plane_state->uapi.dst, &new_plane_state->uapi.dst)) {
+ drm_dbg_kms(&i915->drm,
+ "Plane size/co-ordinates cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.alpha != new_plane_state->hw.alpha) {
+ drm_dbg_kms(&i915->drm, "Alpha value cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.pixel_blend_mode !=
+ new_plane_state->hw.pixel_blend_mode) {
+ drm_dbg_kms(&i915->drm,
+ "Pixel blend mode cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.color_encoding != new_plane_state->hw.color_encoding) {
+ drm_dbg_kms(&i915->drm,
+ "Color encoding cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.color_range != new_plane_state->hw.color_range) {
+ drm_dbg_kms(&i915->drm, "Color range cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+ }
+
+ return 0;
+}
+
/**
* intel_atomic_check - validate state object
* @dev: drm device
@@ -15050,6 +15181,12 @@ static int intel_atomic_check(struct drm_device *dev,
for_each_oldnew_intel_crtc_in_state(state, crtc, old_crtc_state,
new_crtc_state, i) {
+ if (new_crtc_state->uapi.async_flip) {
+ ret = intel_atomic_check_async(state);
+ if (ret)
+ goto fail;
+ }
+
if (!needs_modeset(new_crtc_state) &&
!new_crtc_state->update_pipe)
continue;
--
2.22.0
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply related [flat|nested] 54+ messages in thread* [Intel-gfx] [PATCH v9 3/8] drm/i915: Add checks specific to async flips
@ 2020-09-16 15:08 ` Karthik B S
0 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-16 15:08 UTC (permalink / raw)
To: intel-gfx
Cc: paulo.r.zanoni, michel, dri-devel, daniel.vetter, harry.wentland,
nicholas.kazlauskas
If flip is requested on any other plane, reject it.
Make sure there is no change in fbc, offset and framebuffer modifiers
when async flip is requested.
If any of these are modified, reject async flip.
v2: -Replace DRM_ERROR (Paulo)
-Add check for changes in OFFSET, FBC, RC(Paulo)
v3: -Removed TODO as benchmarking tests have been run now.
v4: -Added more state checks for async flip (Ville)
-Moved intel_atomic_check_async to the end of intel_atomic_check
as the plane checks needs to pass before this. (Ville)
-Removed crtc_state->enable_fbc check. (Ville)
-Set the I915_MODE_FLAG_GET_SCANLINE_FROM_TIMESTAMP flag for async
flip case as scanline counter is not reliable here.
v5: -Fix typo and other check patch errors seen in CI
in 'intel_atomic_check_async' function.
v6: -Don't call intel_atomic_check_async multiple times. (Ville)
-Remove the check for n_planes in intel_atomic_check_async
-Added documentation for async flips. (Paulo)
v7: -Replace 'intel_plane' with 'plane'. (Ville)
-Replace all uapi.foo as hw.foo. (Ville)
-Do not use intel_wm_need_update function. (Ville)
-Add destination coordinate check. (Ville)
-Do not allow async flip with linear buffer
on older hw as it has issues with this. (Ville)
-Remove break after intel_atomic_check_async. (Ville)
v8: -Rebased.
v9: -Replace DRM_DEBUG_KMS with drm_dbg_kms(). (Ville)
-Fix comment formatting. (Ville)
-Remove gen specific checks. (Ville)
-Remove irrelevant FB size check. (Ville)
-Add missing stride check. (Ville)
-Use drm_rect_equals() instead of individual checks. (Ville)
-Call intel_atomic_check_async before state dump. (Ville)
Signed-off-by: Karthik B S <karthik.b.s@intel.com>
Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
---
drivers/gpu/drm/i915/display/intel_display.c | 137 +++++++++++++++++++
1 file changed, 137 insertions(+)
diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
index 627aeaebf94f..0f0bcbb00c7f 100644
--- a/drivers/gpu/drm/i915/display/intel_display.c
+++ b/drivers/gpu/drm/i915/display/intel_display.c
@@ -14882,6 +14882,137 @@ static bool intel_cpu_transcoders_need_modeset(struct intel_atomic_state *state,
return false;
}
+/**
+ * DOC: asynchronous flip implementation
+ *
+ * Asynchronous page flip is the implementation for the DRM_MODE_PAGE_FLIP_ASYNC
+ * flag. Currently async flip is only supported via the drmModePageFlip IOCTL.
+ * Correspondingly, support is currently added for primary plane only.
+ *
+ * Async flip can only change the plane surface address, so anything else
+ * changing is rejected from the intel_atomic_check_async() function.
+ * Once this check is cleared, flip done interrupt is enabled using
+ * the skl_enable_flip_done() function.
+ *
+ * As soon as the surface address register is written, flip done interrupt is
+ * generated and the requested events are sent to the usersapce in the interrupt
+ * handler itself. The timestamp and sequence sent during the flip done event
+ * correspond to the last vblank and have no relation to the actual time when
+ * the flip done event was sent.
+ */
+
+static int intel_atomic_check_async(struct intel_atomic_state *state)
+{
+ struct drm_i915_private *i915 = to_i915(state->base.dev);
+ struct intel_crtc_state *old_crtc_state, *new_crtc_state;
+ struct intel_plane_state *new_plane_state, *old_plane_state;
+ struct intel_crtc *crtc;
+ struct intel_plane *plane;
+ int i;
+
+ for_each_oldnew_intel_crtc_in_state(state, crtc, old_crtc_state,
+ new_crtc_state, i) {
+ if (needs_modeset(new_crtc_state)) {
+ drm_dbg_kms(&i915->drm, "Modeset Required. Async flip not supported\n");
+ return -EINVAL;
+ }
+
+ if (!new_crtc_state->hw.active) {
+ drm_dbg_kms(&i915->drm, "CRTC inactive\n");
+ return -EINVAL;
+ }
+ if (old_crtc_state->active_planes != new_crtc_state->active_planes) {
+ drm_dbg_kms(&i915->drm,
+ "Active planes cannot be changed during async flip\n");
+ return -EINVAL;
+ }
+ }
+
+ for_each_oldnew_intel_plane_in_state(state, plane, old_plane_state,
+ new_plane_state, i) {
+ /*
+ * TODO: Async flip is only supported through the page flip IOCTL
+ * as of now. So support currently added for primary plane only.
+ * Support for other planes on platforms on which supports
+ * this(vlv/chv and icl+) should be added when async flip is
+ * enabled in the atomic IOCTL path.
+ */
+ if (plane->id != PLANE_PRIMARY)
+ return -EINVAL;
+
+ /*
+ * FIXME: This check is kept generic for all platforms.
+ * Need to verify this for all gen9 and gen10 platforms to enable
+ * this selectively if required.
+ */
+ if (!(new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_X_TILED ||
+ new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_Y_TILED ||
+ new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_Yf_TILED)) {
+ drm_dbg_kms(&i915->drm,
+ "Linear memory/CCS does not support async flips\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->color_plane[0].stride !=
+ new_plane_state->color_plane[0].stride) {
+ drm_dbg_kms(&i915->drm, "Stride cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.fb->modifier !=
+ new_plane_state->hw.fb->modifier) {
+ drm_dbg_kms(&i915->drm,
+ "Framebuffer modifiers cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.fb->format !=
+ new_plane_state->hw.fb->format) {
+ drm_dbg_kms(&i915->drm,
+ "Framebuffer format cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.rotation !=
+ new_plane_state->hw.rotation) {
+ drm_dbg_kms(&i915->drm, "Rotation cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (!drm_rect_equals(&old_plane_state->uapi.src, &new_plane_state->uapi.src) ||
+ !drm_rect_equals(&old_plane_state->uapi.dst, &new_plane_state->uapi.dst)) {
+ drm_dbg_kms(&i915->drm,
+ "Plane size/co-ordinates cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.alpha != new_plane_state->hw.alpha) {
+ drm_dbg_kms(&i915->drm, "Alpha value cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.pixel_blend_mode !=
+ new_plane_state->hw.pixel_blend_mode) {
+ drm_dbg_kms(&i915->drm,
+ "Pixel blend mode cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.color_encoding != new_plane_state->hw.color_encoding) {
+ drm_dbg_kms(&i915->drm,
+ "Color encoding cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.color_range != new_plane_state->hw.color_range) {
+ drm_dbg_kms(&i915->drm, "Color range cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+ }
+
+ return 0;
+}
+
/**
* intel_atomic_check - validate state object
* @dev: drm device
@@ -15050,6 +15181,12 @@ static int intel_atomic_check(struct drm_device *dev,
for_each_oldnew_intel_crtc_in_state(state, crtc, old_crtc_state,
new_crtc_state, i) {
+ if (new_crtc_state->uapi.async_flip) {
+ ret = intel_atomic_check_async(state);
+ if (ret)
+ goto fail;
+ }
+
if (!needs_modeset(new_crtc_state) &&
!new_crtc_state->update_pipe)
continue;
--
2.22.0
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 54+ messages in thread* [PATCH v10 3/8] drm/i915: Add checks specific to async flips
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
@ 2020-09-18 9:02 ` Karthik B S
-1 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-18 9:02 UTC (permalink / raw)
To: intel-gfx
Cc: paulo.r.zanoni, michel, Karthik B S, dri-devel, vandita.kulkarni,
uma.shankar, daniel.vetter, nicholas.kazlauskas
If flip is requested on any other plane, reject it.
Make sure there is no change in fbc, offset and framebuffer modifiers
when async flip is requested.
If any of these are modified, reject async flip.
v2: -Replace DRM_ERROR (Paulo)
-Add check for changes in OFFSET, FBC, RC(Paulo)
v3: -Removed TODO as benchmarking tests have been run now.
v4: -Added more state checks for async flip (Ville)
-Moved intel_atomic_check_async to the end of intel_atomic_check
as the plane checks needs to pass before this. (Ville)
-Removed crtc_state->enable_fbc check. (Ville)
-Set the I915_MODE_FLAG_GET_SCANLINE_FROM_TIMESTAMP flag for async
flip case as scanline counter is not reliable here.
v5: -Fix typo and other check patch errors seen in CI
in 'intel_atomic_check_async' function.
v6: -Don't call intel_atomic_check_async multiple times. (Ville)
-Remove the check for n_planes in intel_atomic_check_async
-Added documentation for async flips. (Paulo)
v7: -Replace 'intel_plane' with 'plane'. (Ville)
-Replace all uapi.foo as hw.foo. (Ville)
-Do not use intel_wm_need_update function. (Ville)
-Add destination coordinate check. (Ville)
-Do not allow async flip with linear buffer
on older hw as it has issues with this. (Ville)
-Remove break after intel_atomic_check_async. (Ville)
v8: -Rebased.
v9: -Replace DRM_DEBUG_KMS with drm_dbg_kms(). (Ville)
-Fix comment formatting. (Ville)
-Remove gen specific checks. (Ville)
-Remove irrelevant FB size check. (Ville)
-Add missing stride check. (Ville)
-Use drm_rect_equals() instead of individual checks. (Ville)
-Call intel_atomic_check_async before state dump. (Ville)
v10: -Fix the checkpatch errors seen on CI.
Signed-off-by: Karthik B S <karthik.b.s@intel.com>
Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
---
drivers/gpu/drm/i915/display/intel_display.c | 137 +++++++++++++++++++
1 file changed, 137 insertions(+)
diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
index 30e8908ee263..7327ed4a04f8 100644
--- a/drivers/gpu/drm/i915/display/intel_display.c
+++ b/drivers/gpu/drm/i915/display/intel_display.c
@@ -14877,6 +14877,137 @@ static bool intel_cpu_transcoders_need_modeset(struct intel_atomic_state *state,
return false;
}
+/**
+ * DOC: asynchronous flip implementation
+ *
+ * Asynchronous page flip is the implementation for the DRM_MODE_PAGE_FLIP_ASYNC
+ * flag. Currently async flip is only supported via the drmModePageFlip IOCTL.
+ * Correspondingly, support is currently added for primary plane only.
+ *
+ * Async flip can only change the plane surface address, so anything else
+ * changing is rejected from the intel_atomic_check_async() function.
+ * Once this check is cleared, flip done interrupt is enabled using
+ * the skl_enable_flip_done() function.
+ *
+ * As soon as the surface address register is written, flip done interrupt is
+ * generated and the requested events are sent to the usersapce in the interrupt
+ * handler itself. The timestamp and sequence sent during the flip done event
+ * correspond to the last vblank and have no relation to the actual time when
+ * the flip done event was sent.
+ */
+
+static int intel_atomic_check_async(struct intel_atomic_state *state)
+{
+ struct drm_i915_private *i915 = to_i915(state->base.dev);
+ struct intel_crtc_state *old_crtc_state, *new_crtc_state;
+ struct intel_plane_state *new_plane_state, *old_plane_state;
+ struct intel_crtc *crtc;
+ struct intel_plane *plane;
+ int i;
+
+ for_each_oldnew_intel_crtc_in_state(state, crtc, old_crtc_state,
+ new_crtc_state, i) {
+ if (needs_modeset(new_crtc_state)) {
+ drm_dbg_kms(&i915->drm, "Modeset Required. Async flip not supported\n");
+ return -EINVAL;
+ }
+
+ if (!new_crtc_state->hw.active) {
+ drm_dbg_kms(&i915->drm, "CRTC inactive\n");
+ return -EINVAL;
+ }
+ if (old_crtc_state->active_planes != new_crtc_state->active_planes) {
+ drm_dbg_kms(&i915->drm,
+ "Active planes cannot be changed during async flip\n");
+ return -EINVAL;
+ }
+ }
+
+ for_each_oldnew_intel_plane_in_state(state, plane, old_plane_state,
+ new_plane_state, i) {
+ /*
+ * TODO: Async flip is only supported through the page flip IOCTL
+ * as of now. So support currently added for primary plane only.
+ * Support for other planes on platforms on which supports
+ * this(vlv/chv and icl+) should be added when async flip is
+ * enabled in the atomic IOCTL path.
+ */
+ if (plane->id != PLANE_PRIMARY)
+ return -EINVAL;
+
+ /*
+ * FIXME: This check is kept generic for all platforms.
+ * Need to verify this for all gen9 and gen10 platforms to enable
+ * this selectively if required.
+ */
+ if (!(new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_X_TILED ||
+ new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_Y_TILED ||
+ new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_Yf_TILED)) {
+ drm_dbg_kms(&i915->drm,
+ "Linear memory/CCS does not support async flips\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->color_plane[0].stride !=
+ new_plane_state->color_plane[0].stride) {
+ drm_dbg_kms(&i915->drm, "Stride cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.fb->modifier !=
+ new_plane_state->hw.fb->modifier) {
+ drm_dbg_kms(&i915->drm,
+ "Framebuffer modifiers cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.fb->format !=
+ new_plane_state->hw.fb->format) {
+ drm_dbg_kms(&i915->drm,
+ "Framebuffer format cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.rotation !=
+ new_plane_state->hw.rotation) {
+ drm_dbg_kms(&i915->drm, "Rotation cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (!drm_rect_equals(&old_plane_state->uapi.src, &new_plane_state->uapi.src) ||
+ !drm_rect_equals(&old_plane_state->uapi.dst, &new_plane_state->uapi.dst)) {
+ drm_dbg_kms(&i915->drm,
+ "Plane size/co-ordinates cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.alpha != new_plane_state->hw.alpha) {
+ drm_dbg_kms(&i915->drm, "Alpha value cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.pixel_blend_mode !=
+ new_plane_state->hw.pixel_blend_mode) {
+ drm_dbg_kms(&i915->drm,
+ "Pixel blend mode cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.color_encoding != new_plane_state->hw.color_encoding) {
+ drm_dbg_kms(&i915->drm,
+ "Color encoding cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.color_range != new_plane_state->hw.color_range) {
+ drm_dbg_kms(&i915->drm, "Color range cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+ }
+
+ return 0;
+}
+
/**
* intel_atomic_check - validate state object
* @dev: drm device
@@ -15045,6 +15176,12 @@ static int intel_atomic_check(struct drm_device *dev,
for_each_oldnew_intel_crtc_in_state(state, crtc, old_crtc_state,
new_crtc_state, i) {
+ if (new_crtc_state->uapi.async_flip) {
+ ret = intel_atomic_check_async(state);
+ if (ret)
+ goto fail;
+ }
+
if (!needs_modeset(new_crtc_state) &&
!new_crtc_state->update_pipe)
continue;
--
2.22.0
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply related [flat|nested] 54+ messages in thread* [Intel-gfx] [PATCH v10 3/8] drm/i915: Add checks specific to async flips
@ 2020-09-18 9:02 ` Karthik B S
0 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-18 9:02 UTC (permalink / raw)
To: intel-gfx
Cc: paulo.r.zanoni, michel, dri-devel, daniel.vetter, harry.wentland,
nicholas.kazlauskas
If flip is requested on any other plane, reject it.
Make sure there is no change in fbc, offset and framebuffer modifiers
when async flip is requested.
If any of these are modified, reject async flip.
v2: -Replace DRM_ERROR (Paulo)
-Add check for changes in OFFSET, FBC, RC(Paulo)
v3: -Removed TODO as benchmarking tests have been run now.
v4: -Added more state checks for async flip (Ville)
-Moved intel_atomic_check_async to the end of intel_atomic_check
as the plane checks needs to pass before this. (Ville)
-Removed crtc_state->enable_fbc check. (Ville)
-Set the I915_MODE_FLAG_GET_SCANLINE_FROM_TIMESTAMP flag for async
flip case as scanline counter is not reliable here.
v5: -Fix typo and other check patch errors seen in CI
in 'intel_atomic_check_async' function.
v6: -Don't call intel_atomic_check_async multiple times. (Ville)
-Remove the check for n_planes in intel_atomic_check_async
-Added documentation for async flips. (Paulo)
v7: -Replace 'intel_plane' with 'plane'. (Ville)
-Replace all uapi.foo as hw.foo. (Ville)
-Do not use intel_wm_need_update function. (Ville)
-Add destination coordinate check. (Ville)
-Do not allow async flip with linear buffer
on older hw as it has issues with this. (Ville)
-Remove break after intel_atomic_check_async. (Ville)
v8: -Rebased.
v9: -Replace DRM_DEBUG_KMS with drm_dbg_kms(). (Ville)
-Fix comment formatting. (Ville)
-Remove gen specific checks. (Ville)
-Remove irrelevant FB size check. (Ville)
-Add missing stride check. (Ville)
-Use drm_rect_equals() instead of individual checks. (Ville)
-Call intel_atomic_check_async before state dump. (Ville)
v10: -Fix the checkpatch errors seen on CI.
Signed-off-by: Karthik B S <karthik.b.s@intel.com>
Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
---
drivers/gpu/drm/i915/display/intel_display.c | 137 +++++++++++++++++++
1 file changed, 137 insertions(+)
diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
index 30e8908ee263..7327ed4a04f8 100644
--- a/drivers/gpu/drm/i915/display/intel_display.c
+++ b/drivers/gpu/drm/i915/display/intel_display.c
@@ -14877,6 +14877,137 @@ static bool intel_cpu_transcoders_need_modeset(struct intel_atomic_state *state,
return false;
}
+/**
+ * DOC: asynchronous flip implementation
+ *
+ * Asynchronous page flip is the implementation for the DRM_MODE_PAGE_FLIP_ASYNC
+ * flag. Currently async flip is only supported via the drmModePageFlip IOCTL.
+ * Correspondingly, support is currently added for primary plane only.
+ *
+ * Async flip can only change the plane surface address, so anything else
+ * changing is rejected from the intel_atomic_check_async() function.
+ * Once this check is cleared, flip done interrupt is enabled using
+ * the skl_enable_flip_done() function.
+ *
+ * As soon as the surface address register is written, flip done interrupt is
+ * generated and the requested events are sent to the usersapce in the interrupt
+ * handler itself. The timestamp and sequence sent during the flip done event
+ * correspond to the last vblank and have no relation to the actual time when
+ * the flip done event was sent.
+ */
+
+static int intel_atomic_check_async(struct intel_atomic_state *state)
+{
+ struct drm_i915_private *i915 = to_i915(state->base.dev);
+ struct intel_crtc_state *old_crtc_state, *new_crtc_state;
+ struct intel_plane_state *new_plane_state, *old_plane_state;
+ struct intel_crtc *crtc;
+ struct intel_plane *plane;
+ int i;
+
+ for_each_oldnew_intel_crtc_in_state(state, crtc, old_crtc_state,
+ new_crtc_state, i) {
+ if (needs_modeset(new_crtc_state)) {
+ drm_dbg_kms(&i915->drm, "Modeset Required. Async flip not supported\n");
+ return -EINVAL;
+ }
+
+ if (!new_crtc_state->hw.active) {
+ drm_dbg_kms(&i915->drm, "CRTC inactive\n");
+ return -EINVAL;
+ }
+ if (old_crtc_state->active_planes != new_crtc_state->active_planes) {
+ drm_dbg_kms(&i915->drm,
+ "Active planes cannot be changed during async flip\n");
+ return -EINVAL;
+ }
+ }
+
+ for_each_oldnew_intel_plane_in_state(state, plane, old_plane_state,
+ new_plane_state, i) {
+ /*
+ * TODO: Async flip is only supported through the page flip IOCTL
+ * as of now. So support currently added for primary plane only.
+ * Support for other planes on platforms on which supports
+ * this(vlv/chv and icl+) should be added when async flip is
+ * enabled in the atomic IOCTL path.
+ */
+ if (plane->id != PLANE_PRIMARY)
+ return -EINVAL;
+
+ /*
+ * FIXME: This check is kept generic for all platforms.
+ * Need to verify this for all gen9 and gen10 platforms to enable
+ * this selectively if required.
+ */
+ if (!(new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_X_TILED ||
+ new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_Y_TILED ||
+ new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_Yf_TILED)) {
+ drm_dbg_kms(&i915->drm,
+ "Linear memory/CCS does not support async flips\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->color_plane[0].stride !=
+ new_plane_state->color_plane[0].stride) {
+ drm_dbg_kms(&i915->drm, "Stride cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.fb->modifier !=
+ new_plane_state->hw.fb->modifier) {
+ drm_dbg_kms(&i915->drm,
+ "Framebuffer modifiers cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.fb->format !=
+ new_plane_state->hw.fb->format) {
+ drm_dbg_kms(&i915->drm,
+ "Framebuffer format cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.rotation !=
+ new_plane_state->hw.rotation) {
+ drm_dbg_kms(&i915->drm, "Rotation cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (!drm_rect_equals(&old_plane_state->uapi.src, &new_plane_state->uapi.src) ||
+ !drm_rect_equals(&old_plane_state->uapi.dst, &new_plane_state->uapi.dst)) {
+ drm_dbg_kms(&i915->drm,
+ "Plane size/co-ordinates cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.alpha != new_plane_state->hw.alpha) {
+ drm_dbg_kms(&i915->drm, "Alpha value cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.pixel_blend_mode !=
+ new_plane_state->hw.pixel_blend_mode) {
+ drm_dbg_kms(&i915->drm,
+ "Pixel blend mode cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.color_encoding != new_plane_state->hw.color_encoding) {
+ drm_dbg_kms(&i915->drm,
+ "Color encoding cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+
+ if (old_plane_state->hw.color_range != new_plane_state->hw.color_range) {
+ drm_dbg_kms(&i915->drm, "Color range cannot be changed in async flip\n");
+ return -EINVAL;
+ }
+ }
+
+ return 0;
+}
+
/**
* intel_atomic_check - validate state object
* @dev: drm device
@@ -15045,6 +15176,12 @@ static int intel_atomic_check(struct drm_device *dev,
for_each_oldnew_intel_crtc_in_state(state, crtc, old_crtc_state,
new_crtc_state, i) {
+ if (new_crtc_state->uapi.async_flip) {
+ ret = intel_atomic_check_async(state);
+ if (ret)
+ goto fail;
+ }
+
if (!needs_modeset(new_crtc_state) &&
!new_crtc_state->update_pipe)
continue;
--
2.22.0
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 54+ messages in thread* Re: [PATCH v10 3/8] drm/i915: Add checks specific to async flips
2020-09-18 9:02 ` [Intel-gfx] " Karthik B S
@ 2020-09-18 11:51 ` Ville Syrjälä
-1 siblings, 0 replies; 54+ messages in thread
From: Ville Syrjälä @ 2020-09-18 11:51 UTC (permalink / raw)
To: Karthik B S
Cc: paulo.r.zanoni, michel, dri-devel, nicholas.kazlauskas,
vandita.kulkarni, uma.shankar, daniel.vetter, intel-gfx
On Fri, Sep 18, 2020 at 02:32:34PM +0530, Karthik B S wrote:
> If flip is requested on any other plane, reject it.
>
> Make sure there is no change in fbc, offset and framebuffer modifiers
> when async flip is requested.
>
> If any of these are modified, reject async flip.
>
> v2: -Replace DRM_ERROR (Paulo)
> -Add check for changes in OFFSET, FBC, RC(Paulo)
>
> v3: -Removed TODO as benchmarking tests have been run now.
>
> v4: -Added more state checks for async flip (Ville)
> -Moved intel_atomic_check_async to the end of intel_atomic_check
> as the plane checks needs to pass before this. (Ville)
> -Removed crtc_state->enable_fbc check. (Ville)
> -Set the I915_MODE_FLAG_GET_SCANLINE_FROM_TIMESTAMP flag for async
> flip case as scanline counter is not reliable here.
>
> v5: -Fix typo and other check patch errors seen in CI
> in 'intel_atomic_check_async' function.
>
> v6: -Don't call intel_atomic_check_async multiple times. (Ville)
> -Remove the check for n_planes in intel_atomic_check_async
> -Added documentation for async flips. (Paulo)
>
> v7: -Replace 'intel_plane' with 'plane'. (Ville)
> -Replace all uapi.foo as hw.foo. (Ville)
> -Do not use intel_wm_need_update function. (Ville)
> -Add destination coordinate check. (Ville)
> -Do not allow async flip with linear buffer
> on older hw as it has issues with this. (Ville)
> -Remove break after intel_atomic_check_async. (Ville)
>
> v8: -Rebased.
>
> v9: -Replace DRM_DEBUG_KMS with drm_dbg_kms(). (Ville)
> -Fix comment formatting. (Ville)
> -Remove gen specific checks. (Ville)
> -Remove irrelevant FB size check. (Ville)
> -Add missing stride check. (Ville)
> -Use drm_rect_equals() instead of individual checks. (Ville)
> -Call intel_atomic_check_async before state dump. (Ville)
>
> v10: -Fix the checkpatch errors seen on CI.
>
> Signed-off-by: Karthik B S <karthik.b.s@intel.com>
> Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_display.c | 137 +++++++++++++++++++
> 1 file changed, 137 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
> index 30e8908ee263..7327ed4a04f8 100644
> --- a/drivers/gpu/drm/i915/display/intel_display.c
> +++ b/drivers/gpu/drm/i915/display/intel_display.c
> @@ -14877,6 +14877,137 @@ static bool intel_cpu_transcoders_need_modeset(struct intel_atomic_state *state,
> return false;
> }
>
> +/**
> + * DOC: asynchronous flip implementation
> + *
> + * Asynchronous page flip is the implementation for the DRM_MODE_PAGE_FLIP_ASYNC
> + * flag. Currently async flip is only supported via the drmModePageFlip IOCTL.
> + * Correspondingly, support is currently added for primary plane only.
> + *
> + * Async flip can only change the plane surface address, so anything else
> + * changing is rejected from the intel_atomic_check_async() function.
> + * Once this check is cleared, flip done interrupt is enabled using
> + * the skl_enable_flip_done() function.
> + *
> + * As soon as the surface address register is written, flip done interrupt is
> + * generated and the requested events are sent to the usersapce in the interrupt
> + * handler itself. The timestamp and sequence sent during the flip done event
> + * correspond to the last vblank and have no relation to the actual time when
> + * the flip done event was sent.
> + */
> +
> +static int intel_atomic_check_async(struct intel_atomic_state *state)
> +{
> + struct drm_i915_private *i915 = to_i915(state->base.dev);
> + struct intel_crtc_state *old_crtc_state, *new_crtc_state;
> + struct intel_plane_state *new_plane_state, *old_plane_state;a
All plane/crtc states can be const I believe.
> + struct intel_crtc *crtc;
> + struct intel_plane *plane;
> + int i;
> +
> + for_each_oldnew_intel_crtc_in_state(state, crtc, old_crtc_state,
> + new_crtc_state, i) {
> + if (needs_modeset(new_crtc_state)) {
> + drm_dbg_kms(&i915->drm, "Modeset Required. Async flip not supported\n");
> + return -EINVAL;
> + }
> +
> + if (!new_crtc_state->hw.active) {
> + drm_dbg_kms(&i915->drm, "CRTC inactive\n");
> + return -EINVAL;
> + }
> + if (old_crtc_state->active_planes != new_crtc_state->active_planes) {
> + drm_dbg_kms(&i915->drm,
> + "Active planes cannot be changed during async flip\n");
> + return -EINVAL;
> + }
> + }
> +
> + for_each_oldnew_intel_plane_in_state(state, plane, old_plane_state,
> + new_plane_state, i) {
> + /*
> + * TODO: Async flip is only supported through the page flip IOCTL
> + * as of now. So support currently added for primary plane only.
> + * Support for other planes on platforms on which supports
> + * this(vlv/chv and icl+) should be added when async flip is
> + * enabled in the atomic IOCTL path.
> + */
> + if (plane->id != PLANE_PRIMARY)
> + return -EINVAL;
> +
> + /*
> + * FIXME: This check is kept generic for all platforms.
> + * Need to verify this for all gen9 and gen10 platforms to enable
> + * this selectively if required.
> + */
> + if (!(new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_X_TILED ||
> + new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_Y_TILED ||
> + new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_Yf_TILED)) {
I suspect a switch() would be less ugly
looks good otherwise
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> + drm_dbg_kms(&i915->drm,
> + "Linear memory/CCS does not support async flips\n");
> + return -EINVAL;
> + }
> +
> + if (old_plane_state->color_plane[0].stride !=
> + new_plane_state->color_plane[0].stride) {
> + drm_dbg_kms(&i915->drm, "Stride cannot be changed in async flip\n");
> + return -EINVAL;
> + }
> +
> + if (old_plane_state->hw.fb->modifier !=
> + new_plane_state->hw.fb->modifier) {
> + drm_dbg_kms(&i915->drm,
> + "Framebuffer modifiers cannot be changed in async flip\n");
> + return -EINVAL;
> + }
> +
> + if (old_plane_state->hw.fb->format !=
> + new_plane_state->hw.fb->format) {
> + drm_dbg_kms(&i915->drm,
> + "Framebuffer format cannot be changed in async flip\n");
> + return -EINVAL;
> + }
> +
> + if (old_plane_state->hw.rotation !=
> + new_plane_state->hw.rotation) {
> + drm_dbg_kms(&i915->drm, "Rotation cannot be changed in async flip\n");
> + return -EINVAL;
> + }
> +
> + if (!drm_rect_equals(&old_plane_state->uapi.src, &new_plane_state->uapi.src) ||
> + !drm_rect_equals(&old_plane_state->uapi.dst, &new_plane_state->uapi.dst)) {
> + drm_dbg_kms(&i915->drm,
> + "Plane size/co-ordinates cannot be changed in async flip\n");
> + return -EINVAL;
> + }
> +
> + if (old_plane_state->hw.alpha != new_plane_state->hw.alpha) {
> + drm_dbg_kms(&i915->drm, "Alpha value cannot be changed in async flip\n");
> + return -EINVAL;
> + }
> +
> + if (old_plane_state->hw.pixel_blend_mode !=
> + new_plane_state->hw.pixel_blend_mode) {
> + drm_dbg_kms(&i915->drm,
> + "Pixel blend mode cannot be changed in async flip\n");
> + return -EINVAL;
> + }
> +
> + if (old_plane_state->hw.color_encoding != new_plane_state->hw.color_encoding) {
> + drm_dbg_kms(&i915->drm,
> + "Color encoding cannot be changed in async flip\n");
> + return -EINVAL;
> + }
> +
> + if (old_plane_state->hw.color_range != new_plane_state->hw.color_range) {
> + drm_dbg_kms(&i915->drm, "Color range cannot be changed in async flip\n");
> + return -EINVAL;
> + }
> + }
> +
> + return 0;
> +}
> +
> /**
> * intel_atomic_check - validate state object
> * @dev: drm device
> @@ -15045,6 +15176,12 @@ static int intel_atomic_check(struct drm_device *dev,
>
> for_each_oldnew_intel_crtc_in_state(state, crtc, old_crtc_state,
> new_crtc_state, i) {
> + if (new_crtc_state->uapi.async_flip) {
> + ret = intel_atomic_check_async(state);
> + if (ret)
> + goto fail;
> + }
> +
> if (!needs_modeset(new_crtc_state) &&
> !new_crtc_state->update_pipe)
> continue;
> --
> 2.22.0
--
Ville Syrjälä
Intel
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply [flat|nested] 54+ messages in thread* Re: [Intel-gfx] [PATCH v10 3/8] drm/i915: Add checks specific to async flips
@ 2020-09-18 11:51 ` Ville Syrjälä
0 siblings, 0 replies; 54+ messages in thread
From: Ville Syrjälä @ 2020-09-18 11:51 UTC (permalink / raw)
To: Karthik B S
Cc: paulo.r.zanoni, michel, dri-devel, nicholas.kazlauskas,
daniel.vetter, harry.wentland, intel-gfx
On Fri, Sep 18, 2020 at 02:32:34PM +0530, Karthik B S wrote:
> If flip is requested on any other plane, reject it.
>
> Make sure there is no change in fbc, offset and framebuffer modifiers
> when async flip is requested.
>
> If any of these are modified, reject async flip.
>
> v2: -Replace DRM_ERROR (Paulo)
> -Add check for changes in OFFSET, FBC, RC(Paulo)
>
> v3: -Removed TODO as benchmarking tests have been run now.
>
> v4: -Added more state checks for async flip (Ville)
> -Moved intel_atomic_check_async to the end of intel_atomic_check
> as the plane checks needs to pass before this. (Ville)
> -Removed crtc_state->enable_fbc check. (Ville)
> -Set the I915_MODE_FLAG_GET_SCANLINE_FROM_TIMESTAMP flag for async
> flip case as scanline counter is not reliable here.
>
> v5: -Fix typo and other check patch errors seen in CI
> in 'intel_atomic_check_async' function.
>
> v6: -Don't call intel_atomic_check_async multiple times. (Ville)
> -Remove the check for n_planes in intel_atomic_check_async
> -Added documentation for async flips. (Paulo)
>
> v7: -Replace 'intel_plane' with 'plane'. (Ville)
> -Replace all uapi.foo as hw.foo. (Ville)
> -Do not use intel_wm_need_update function. (Ville)
> -Add destination coordinate check. (Ville)
> -Do not allow async flip with linear buffer
> on older hw as it has issues with this. (Ville)
> -Remove break after intel_atomic_check_async. (Ville)
>
> v8: -Rebased.
>
> v9: -Replace DRM_DEBUG_KMS with drm_dbg_kms(). (Ville)
> -Fix comment formatting. (Ville)
> -Remove gen specific checks. (Ville)
> -Remove irrelevant FB size check. (Ville)
> -Add missing stride check. (Ville)
> -Use drm_rect_equals() instead of individual checks. (Ville)
> -Call intel_atomic_check_async before state dump. (Ville)
>
> v10: -Fix the checkpatch errors seen on CI.
>
> Signed-off-by: Karthik B S <karthik.b.s@intel.com>
> Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_display.c | 137 +++++++++++++++++++
> 1 file changed, 137 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
> index 30e8908ee263..7327ed4a04f8 100644
> --- a/drivers/gpu/drm/i915/display/intel_display.c
> +++ b/drivers/gpu/drm/i915/display/intel_display.c
> @@ -14877,6 +14877,137 @@ static bool intel_cpu_transcoders_need_modeset(struct intel_atomic_state *state,
> return false;
> }
>
> +/**
> + * DOC: asynchronous flip implementation
> + *
> + * Asynchronous page flip is the implementation for the DRM_MODE_PAGE_FLIP_ASYNC
> + * flag. Currently async flip is only supported via the drmModePageFlip IOCTL.
> + * Correspondingly, support is currently added for primary plane only.
> + *
> + * Async flip can only change the plane surface address, so anything else
> + * changing is rejected from the intel_atomic_check_async() function.
> + * Once this check is cleared, flip done interrupt is enabled using
> + * the skl_enable_flip_done() function.
> + *
> + * As soon as the surface address register is written, flip done interrupt is
> + * generated and the requested events are sent to the usersapce in the interrupt
> + * handler itself. The timestamp and sequence sent during the flip done event
> + * correspond to the last vblank and have no relation to the actual time when
> + * the flip done event was sent.
> + */
> +
> +static int intel_atomic_check_async(struct intel_atomic_state *state)
> +{
> + struct drm_i915_private *i915 = to_i915(state->base.dev);
> + struct intel_crtc_state *old_crtc_state, *new_crtc_state;
> + struct intel_plane_state *new_plane_state, *old_plane_state;a
All plane/crtc states can be const I believe.
> + struct intel_crtc *crtc;
> + struct intel_plane *plane;
> + int i;
> +
> + for_each_oldnew_intel_crtc_in_state(state, crtc, old_crtc_state,
> + new_crtc_state, i) {
> + if (needs_modeset(new_crtc_state)) {
> + drm_dbg_kms(&i915->drm, "Modeset Required. Async flip not supported\n");
> + return -EINVAL;
> + }
> +
> + if (!new_crtc_state->hw.active) {
> + drm_dbg_kms(&i915->drm, "CRTC inactive\n");
> + return -EINVAL;
> + }
> + if (old_crtc_state->active_planes != new_crtc_state->active_planes) {
> + drm_dbg_kms(&i915->drm,
> + "Active planes cannot be changed during async flip\n");
> + return -EINVAL;
> + }
> + }
> +
> + for_each_oldnew_intel_plane_in_state(state, plane, old_plane_state,
> + new_plane_state, i) {
> + /*
> + * TODO: Async flip is only supported through the page flip IOCTL
> + * as of now. So support currently added for primary plane only.
> + * Support for other planes on platforms on which supports
> + * this(vlv/chv and icl+) should be added when async flip is
> + * enabled in the atomic IOCTL path.
> + */
> + if (plane->id != PLANE_PRIMARY)
> + return -EINVAL;
> +
> + /*
> + * FIXME: This check is kept generic for all platforms.
> + * Need to verify this for all gen9 and gen10 platforms to enable
> + * this selectively if required.
> + */
> + if (!(new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_X_TILED ||
> + new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_Y_TILED ||
> + new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_Yf_TILED)) {
I suspect a switch() would be less ugly
looks good otherwise
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> + drm_dbg_kms(&i915->drm,
> + "Linear memory/CCS does not support async flips\n");
> + return -EINVAL;
> + }
> +
> + if (old_plane_state->color_plane[0].stride !=
> + new_plane_state->color_plane[0].stride) {
> + drm_dbg_kms(&i915->drm, "Stride cannot be changed in async flip\n");
> + return -EINVAL;
> + }
> +
> + if (old_plane_state->hw.fb->modifier !=
> + new_plane_state->hw.fb->modifier) {
> + drm_dbg_kms(&i915->drm,
> + "Framebuffer modifiers cannot be changed in async flip\n");
> + return -EINVAL;
> + }
> +
> + if (old_plane_state->hw.fb->format !=
> + new_plane_state->hw.fb->format) {
> + drm_dbg_kms(&i915->drm,
> + "Framebuffer format cannot be changed in async flip\n");
> + return -EINVAL;
> + }
> +
> + if (old_plane_state->hw.rotation !=
> + new_plane_state->hw.rotation) {
> + drm_dbg_kms(&i915->drm, "Rotation cannot be changed in async flip\n");
> + return -EINVAL;
> + }
> +
> + if (!drm_rect_equals(&old_plane_state->uapi.src, &new_plane_state->uapi.src) ||
> + !drm_rect_equals(&old_plane_state->uapi.dst, &new_plane_state->uapi.dst)) {
> + drm_dbg_kms(&i915->drm,
> + "Plane size/co-ordinates cannot be changed in async flip\n");
> + return -EINVAL;
> + }
> +
> + if (old_plane_state->hw.alpha != new_plane_state->hw.alpha) {
> + drm_dbg_kms(&i915->drm, "Alpha value cannot be changed in async flip\n");
> + return -EINVAL;
> + }
> +
> + if (old_plane_state->hw.pixel_blend_mode !=
> + new_plane_state->hw.pixel_blend_mode) {
> + drm_dbg_kms(&i915->drm,
> + "Pixel blend mode cannot be changed in async flip\n");
> + return -EINVAL;
> + }
> +
> + if (old_plane_state->hw.color_encoding != new_plane_state->hw.color_encoding) {
> + drm_dbg_kms(&i915->drm,
> + "Color encoding cannot be changed in async flip\n");
> + return -EINVAL;
> + }
> +
> + if (old_plane_state->hw.color_range != new_plane_state->hw.color_range) {
> + drm_dbg_kms(&i915->drm, "Color range cannot be changed in async flip\n");
> + return -EINVAL;
> + }
> + }
> +
> + return 0;
> +}
> +
> /**
> * intel_atomic_check - validate state object
> * @dev: drm device
> @@ -15045,6 +15176,12 @@ static int intel_atomic_check(struct drm_device *dev,
>
> for_each_oldnew_intel_crtc_in_state(state, crtc, old_crtc_state,
> new_crtc_state, i) {
> + if (new_crtc_state->uapi.async_flip) {
> + ret = intel_atomic_check_async(state);
> + if (ret)
> + goto fail;
> + }
> +
> if (!needs_modeset(new_crtc_state) &&
> !new_crtc_state->update_pipe)
> continue;
> --
> 2.22.0
--
Ville Syrjälä
Intel
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread* Re: [PATCH v10 3/8] drm/i915: Add checks specific to async flips
2020-09-18 11:51 ` [Intel-gfx] " Ville Syrjälä
@ 2020-09-21 10:49 ` Karthik B S
-1 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-21 10:49 UTC (permalink / raw)
To: Ville Syrjälä
Cc: paulo.r.zanoni, michel, dri-devel, nicholas.kazlauskas,
vandita.kulkarni, uma.shankar, daniel.vetter, intel-gfx
On 9/18/2020 5:21 PM, Ville Syrjälä wrote:
> On Fri, Sep 18, 2020 at 02:32:34PM +0530, Karthik B S wrote:
>> If flip is requested on any other plane, reject it.
>>
>> Make sure there is no change in fbc, offset and framebuffer modifiers
>> when async flip is requested.
>>
>> If any of these are modified, reject async flip.
>>
>> v2: -Replace DRM_ERROR (Paulo)
>> -Add check for changes in OFFSET, FBC, RC(Paulo)
>>
>> v3: -Removed TODO as benchmarking tests have been run now.
>>
>> v4: -Added more state checks for async flip (Ville)
>> -Moved intel_atomic_check_async to the end of intel_atomic_check
>> as the plane checks needs to pass before this. (Ville)
>> -Removed crtc_state->enable_fbc check. (Ville)
>> -Set the I915_MODE_FLAG_GET_SCANLINE_FROM_TIMESTAMP flag for async
>> flip case as scanline counter is not reliable here.
>>
>> v5: -Fix typo and other check patch errors seen in CI
>> in 'intel_atomic_check_async' function.
>>
>> v6: -Don't call intel_atomic_check_async multiple times. (Ville)
>> -Remove the check for n_planes in intel_atomic_check_async
>> -Added documentation for async flips. (Paulo)
>>
>> v7: -Replace 'intel_plane' with 'plane'. (Ville)
>> -Replace all uapi.foo as hw.foo. (Ville)
>> -Do not use intel_wm_need_update function. (Ville)
>> -Add destination coordinate check. (Ville)
>> -Do not allow async flip with linear buffer
>> on older hw as it has issues with this. (Ville)
>> -Remove break after intel_atomic_check_async. (Ville)
>>
>> v8: -Rebased.
>>
>> v9: -Replace DRM_DEBUG_KMS with drm_dbg_kms(). (Ville)
>> -Fix comment formatting. (Ville)
>> -Remove gen specific checks. (Ville)
>> -Remove irrelevant FB size check. (Ville)
>> -Add missing stride check. (Ville)
>> -Use drm_rect_equals() instead of individual checks. (Ville)
>> -Call intel_atomic_check_async before state dump. (Ville)
>>
>> v10: -Fix the checkpatch errors seen on CI.
>>
>> Signed-off-by: Karthik B S <karthik.b.s@intel.com>
>> Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
>> ---
>> drivers/gpu/drm/i915/display/intel_display.c | 137 +++++++++++++++++++
>> 1 file changed, 137 insertions(+)
>>
>> diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
>> index 30e8908ee263..7327ed4a04f8 100644
>> --- a/drivers/gpu/drm/i915/display/intel_display.c
>> +++ b/drivers/gpu/drm/i915/display/intel_display.c
>> @@ -14877,6 +14877,137 @@ static bool intel_cpu_transcoders_need_modeset(struct intel_atomic_state *state,
>> return false;
>> }
>>
>> +/**
>> + * DOC: asynchronous flip implementation
>> + *
>> + * Asynchronous page flip is the implementation for the DRM_MODE_PAGE_FLIP_ASYNC
>> + * flag. Currently async flip is only supported via the drmModePageFlip IOCTL.
>> + * Correspondingly, support is currently added for primary plane only.
>> + *
>> + * Async flip can only change the plane surface address, so anything else
>> + * changing is rejected from the intel_atomic_check_async() function.
>> + * Once this check is cleared, flip done interrupt is enabled using
>> + * the skl_enable_flip_done() function.
>> + *
>> + * As soon as the surface address register is written, flip done interrupt is
>> + * generated and the requested events are sent to the usersapce in the interrupt
>> + * handler itself. The timestamp and sequence sent during the flip done event
>> + * correspond to the last vblank and have no relation to the actual time when
>> + * the flip done event was sent.
>> + */
>> +
>> +static int intel_atomic_check_async(struct intel_atomic_state *state)
>> +{
>> + struct drm_i915_private *i915 = to_i915(state->base.dev);
>> + struct intel_crtc_state *old_crtc_state, *new_crtc_state;
>> + struct intel_plane_state *new_plane_state, *old_plane_state;a
>
> All plane/crtc states can be const I believe.
>
Thanks for the review.
Sure, I'll update this.
>> + struct intel_crtc *crtc;
>> + struct intel_plane *plane;
>> + int i;
>> +
>> + for_each_oldnew_intel_crtc_in_state(state, crtc, old_crtc_state,
>> + new_crtc_state, i) {
>> + if (needs_modeset(new_crtc_state)) {
>> + drm_dbg_kms(&i915->drm, "Modeset Required. Async flip not supported\n");
>> + return -EINVAL;
>> + }
>> +
>> + if (!new_crtc_state->hw.active) {
>> + drm_dbg_kms(&i915->drm, "CRTC inactive\n");
>> + return -EINVAL;
>> + }
>> + if (old_crtc_state->active_planes != new_crtc_state->active_planes) {
>> + drm_dbg_kms(&i915->drm,
>> + "Active planes cannot be changed during async flip\n");
>> + return -EINVAL;
>> + }
>> + }
>> +
>> + for_each_oldnew_intel_plane_in_state(state, plane, old_plane_state,
>> + new_plane_state, i) {
>> + /*
>> + * TODO: Async flip is only supported through the page flip IOCTL
>> + * as of now. So support currently added for primary plane only.
>> + * Support for other planes on platforms on which supports
>> + * this(vlv/chv and icl+) should be added when async flip is
>> + * enabled in the atomic IOCTL path.
>> + */
>> + if (plane->id != PLANE_PRIMARY)
>> + return -EINVAL;
>> +
>> + /*
>> + * FIXME: This check is kept generic for all platforms.
>> + * Need to verify this for all gen9 and gen10 platforms to enable
>> + * this selectively if required.
>> + */
>> + if (!(new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_X_TILED ||
>> + new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_Y_TILED ||
>> + new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_Yf_TILED)) {
>
> I suspect a switch() would be less ugly
>
Sure, I'll change this to switch().
> looks good otherwise
> Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
Thanks,
Karthik.B.S
>> + drm_dbg_kms(&i915->drm,
>> + "Linear memory/CCS does not support async flips\n");
>> + return -EINVAL;
>> + }
>> +
>> + if (old_plane_state->color_plane[0].stride !=
>> + new_plane_state->color_plane[0].stride) {
>> + drm_dbg_kms(&i915->drm, "Stride cannot be changed in async flip\n");
>> + return -EINVAL;
>> + }
>> +
>> + if (old_plane_state->hw.fb->modifier !=
>> + new_plane_state->hw.fb->modifier) {
>> + drm_dbg_kms(&i915->drm,
>> + "Framebuffer modifiers cannot be changed in async flip\n");
>> + return -EINVAL;
>> + }
>> +
>> + if (old_plane_state->hw.fb->format !=
>> + new_plane_state->hw.fb->format) {
>> + drm_dbg_kms(&i915->drm,
>> + "Framebuffer format cannot be changed in async flip\n");
>> + return -EINVAL;
>> + }
>> +
>> + if (old_plane_state->hw.rotation !=
>> + new_plane_state->hw.rotation) {
>> + drm_dbg_kms(&i915->drm, "Rotation cannot be changed in async flip\n");
>> + return -EINVAL;
>> + }
>> +
>> + if (!drm_rect_equals(&old_plane_state->uapi.src, &new_plane_state->uapi.src) ||
>> + !drm_rect_equals(&old_plane_state->uapi.dst, &new_plane_state->uapi.dst)) {
>> + drm_dbg_kms(&i915->drm,
>> + "Plane size/co-ordinates cannot be changed in async flip\n");
>> + return -EINVAL;
>> + }
>> +
>> + if (old_plane_state->hw.alpha != new_plane_state->hw.alpha) {
>> + drm_dbg_kms(&i915->drm, "Alpha value cannot be changed in async flip\n");
>> + return -EINVAL;
>> + }
>> +
>> + if (old_plane_state->hw.pixel_blend_mode !=
>> + new_plane_state->hw.pixel_blend_mode) {
>> + drm_dbg_kms(&i915->drm,
>> + "Pixel blend mode cannot be changed in async flip\n");
>> + return -EINVAL;
>> + }
>> +
>> + if (old_plane_state->hw.color_encoding != new_plane_state->hw.color_encoding) {
>> + drm_dbg_kms(&i915->drm,
>> + "Color encoding cannot be changed in async flip\n");
>> + return -EINVAL;
>> + }
>> +
>> + if (old_plane_state->hw.color_range != new_plane_state->hw.color_range) {
>> + drm_dbg_kms(&i915->drm, "Color range cannot be changed in async flip\n");
>> + return -EINVAL;
>> + }
>> + }
>> +
>> + return 0;
>> +}
>> +
>> /**
>> * intel_atomic_check - validate state object
>> * @dev: drm device
>> @@ -15045,6 +15176,12 @@ static int intel_atomic_check(struct drm_device *dev,
>>
>> for_each_oldnew_intel_crtc_in_state(state, crtc, old_crtc_state,
>> new_crtc_state, i) {
>> + if (new_crtc_state->uapi.async_flip) {
>> + ret = intel_atomic_check_async(state);
>> + if (ret)
>> + goto fail;
>> + }
>> +
>> if (!needs_modeset(new_crtc_state) &&
>> !new_crtc_state->update_pipe)
>> continue;
>> --
>> 2.22.0
>
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply [flat|nested] 54+ messages in thread* Re: [Intel-gfx] [PATCH v10 3/8] drm/i915: Add checks specific to async flips
@ 2020-09-21 10:49 ` Karthik B S
0 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-21 10:49 UTC (permalink / raw)
To: Ville Syrjälä
Cc: paulo.r.zanoni, michel, dri-devel, nicholas.kazlauskas,
daniel.vetter, harry.wentland, intel-gfx
On 9/18/2020 5:21 PM, Ville Syrjälä wrote:
> On Fri, Sep 18, 2020 at 02:32:34PM +0530, Karthik B S wrote:
>> If flip is requested on any other plane, reject it.
>>
>> Make sure there is no change in fbc, offset and framebuffer modifiers
>> when async flip is requested.
>>
>> If any of these are modified, reject async flip.
>>
>> v2: -Replace DRM_ERROR (Paulo)
>> -Add check for changes in OFFSET, FBC, RC(Paulo)
>>
>> v3: -Removed TODO as benchmarking tests have been run now.
>>
>> v4: -Added more state checks for async flip (Ville)
>> -Moved intel_atomic_check_async to the end of intel_atomic_check
>> as the plane checks needs to pass before this. (Ville)
>> -Removed crtc_state->enable_fbc check. (Ville)
>> -Set the I915_MODE_FLAG_GET_SCANLINE_FROM_TIMESTAMP flag for async
>> flip case as scanline counter is not reliable here.
>>
>> v5: -Fix typo and other check patch errors seen in CI
>> in 'intel_atomic_check_async' function.
>>
>> v6: -Don't call intel_atomic_check_async multiple times. (Ville)
>> -Remove the check for n_planes in intel_atomic_check_async
>> -Added documentation for async flips. (Paulo)
>>
>> v7: -Replace 'intel_plane' with 'plane'. (Ville)
>> -Replace all uapi.foo as hw.foo. (Ville)
>> -Do not use intel_wm_need_update function. (Ville)
>> -Add destination coordinate check. (Ville)
>> -Do not allow async flip with linear buffer
>> on older hw as it has issues with this. (Ville)
>> -Remove break after intel_atomic_check_async. (Ville)
>>
>> v8: -Rebased.
>>
>> v9: -Replace DRM_DEBUG_KMS with drm_dbg_kms(). (Ville)
>> -Fix comment formatting. (Ville)
>> -Remove gen specific checks. (Ville)
>> -Remove irrelevant FB size check. (Ville)
>> -Add missing stride check. (Ville)
>> -Use drm_rect_equals() instead of individual checks. (Ville)
>> -Call intel_atomic_check_async before state dump. (Ville)
>>
>> v10: -Fix the checkpatch errors seen on CI.
>>
>> Signed-off-by: Karthik B S <karthik.b.s@intel.com>
>> Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
>> ---
>> drivers/gpu/drm/i915/display/intel_display.c | 137 +++++++++++++++++++
>> 1 file changed, 137 insertions(+)
>>
>> diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
>> index 30e8908ee263..7327ed4a04f8 100644
>> --- a/drivers/gpu/drm/i915/display/intel_display.c
>> +++ b/drivers/gpu/drm/i915/display/intel_display.c
>> @@ -14877,6 +14877,137 @@ static bool intel_cpu_transcoders_need_modeset(struct intel_atomic_state *state,
>> return false;
>> }
>>
>> +/**
>> + * DOC: asynchronous flip implementation
>> + *
>> + * Asynchronous page flip is the implementation for the DRM_MODE_PAGE_FLIP_ASYNC
>> + * flag. Currently async flip is only supported via the drmModePageFlip IOCTL.
>> + * Correspondingly, support is currently added for primary plane only.
>> + *
>> + * Async flip can only change the plane surface address, so anything else
>> + * changing is rejected from the intel_atomic_check_async() function.
>> + * Once this check is cleared, flip done interrupt is enabled using
>> + * the skl_enable_flip_done() function.
>> + *
>> + * As soon as the surface address register is written, flip done interrupt is
>> + * generated and the requested events are sent to the usersapce in the interrupt
>> + * handler itself. The timestamp and sequence sent during the flip done event
>> + * correspond to the last vblank and have no relation to the actual time when
>> + * the flip done event was sent.
>> + */
>> +
>> +static int intel_atomic_check_async(struct intel_atomic_state *state)
>> +{
>> + struct drm_i915_private *i915 = to_i915(state->base.dev);
>> + struct intel_crtc_state *old_crtc_state, *new_crtc_state;
>> + struct intel_plane_state *new_plane_state, *old_plane_state;a
>
> All plane/crtc states can be const I believe.
>
Thanks for the review.
Sure, I'll update this.
>> + struct intel_crtc *crtc;
>> + struct intel_plane *plane;
>> + int i;
>> +
>> + for_each_oldnew_intel_crtc_in_state(state, crtc, old_crtc_state,
>> + new_crtc_state, i) {
>> + if (needs_modeset(new_crtc_state)) {
>> + drm_dbg_kms(&i915->drm, "Modeset Required. Async flip not supported\n");
>> + return -EINVAL;
>> + }
>> +
>> + if (!new_crtc_state->hw.active) {
>> + drm_dbg_kms(&i915->drm, "CRTC inactive\n");
>> + return -EINVAL;
>> + }
>> + if (old_crtc_state->active_planes != new_crtc_state->active_planes) {
>> + drm_dbg_kms(&i915->drm,
>> + "Active planes cannot be changed during async flip\n");
>> + return -EINVAL;
>> + }
>> + }
>> +
>> + for_each_oldnew_intel_plane_in_state(state, plane, old_plane_state,
>> + new_plane_state, i) {
>> + /*
>> + * TODO: Async flip is only supported through the page flip IOCTL
>> + * as of now. So support currently added for primary plane only.
>> + * Support for other planes on platforms on which supports
>> + * this(vlv/chv and icl+) should be added when async flip is
>> + * enabled in the atomic IOCTL path.
>> + */
>> + if (plane->id != PLANE_PRIMARY)
>> + return -EINVAL;
>> +
>> + /*
>> + * FIXME: This check is kept generic for all platforms.
>> + * Need to verify this for all gen9 and gen10 platforms to enable
>> + * this selectively if required.
>> + */
>> + if (!(new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_X_TILED ||
>> + new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_Y_TILED ||
>> + new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_Yf_TILED)) {
>
> I suspect a switch() would be less ugly
>
Sure, I'll change this to switch().
> looks good otherwise
> Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
Thanks,
Karthik.B.S
>> + drm_dbg_kms(&i915->drm,
>> + "Linear memory/CCS does not support async flips\n");
>> + return -EINVAL;
>> + }
>> +
>> + if (old_plane_state->color_plane[0].stride !=
>> + new_plane_state->color_plane[0].stride) {
>> + drm_dbg_kms(&i915->drm, "Stride cannot be changed in async flip\n");
>> + return -EINVAL;
>> + }
>> +
>> + if (old_plane_state->hw.fb->modifier !=
>> + new_plane_state->hw.fb->modifier) {
>> + drm_dbg_kms(&i915->drm,
>> + "Framebuffer modifiers cannot be changed in async flip\n");
>> + return -EINVAL;
>> + }
>> +
>> + if (old_plane_state->hw.fb->format !=
>> + new_plane_state->hw.fb->format) {
>> + drm_dbg_kms(&i915->drm,
>> + "Framebuffer format cannot be changed in async flip\n");
>> + return -EINVAL;
>> + }
>> +
>> + if (old_plane_state->hw.rotation !=
>> + new_plane_state->hw.rotation) {
>> + drm_dbg_kms(&i915->drm, "Rotation cannot be changed in async flip\n");
>> + return -EINVAL;
>> + }
>> +
>> + if (!drm_rect_equals(&old_plane_state->uapi.src, &new_plane_state->uapi.src) ||
>> + !drm_rect_equals(&old_plane_state->uapi.dst, &new_plane_state->uapi.dst)) {
>> + drm_dbg_kms(&i915->drm,
>> + "Plane size/co-ordinates cannot be changed in async flip\n");
>> + return -EINVAL;
>> + }
>> +
>> + if (old_plane_state->hw.alpha != new_plane_state->hw.alpha) {
>> + drm_dbg_kms(&i915->drm, "Alpha value cannot be changed in async flip\n");
>> + return -EINVAL;
>> + }
>> +
>> + if (old_plane_state->hw.pixel_blend_mode !=
>> + new_plane_state->hw.pixel_blend_mode) {
>> + drm_dbg_kms(&i915->drm,
>> + "Pixel blend mode cannot be changed in async flip\n");
>> + return -EINVAL;
>> + }
>> +
>> + if (old_plane_state->hw.color_encoding != new_plane_state->hw.color_encoding) {
>> + drm_dbg_kms(&i915->drm,
>> + "Color encoding cannot be changed in async flip\n");
>> + return -EINVAL;
>> + }
>> +
>> + if (old_plane_state->hw.color_range != new_plane_state->hw.color_range) {
>> + drm_dbg_kms(&i915->drm, "Color range cannot be changed in async flip\n");
>> + return -EINVAL;
>> + }
>> + }
>> +
>> + return 0;
>> +}
>> +
>> /**
>> * intel_atomic_check - validate state object
>> * @dev: drm device
>> @@ -15045,6 +15176,12 @@ static int intel_atomic_check(struct drm_device *dev,
>>
>> for_each_oldnew_intel_crtc_in_state(state, crtc, old_crtc_state,
>> new_crtc_state, i) {
>> + if (new_crtc_state->uapi.async_flip) {
>> + ret = intel_atomic_check_async(state);
>> + if (ret)
>> + goto fail;
>> + }
>> +
>> if (!needs_modeset(new_crtc_state) &&
>> !new_crtc_state->update_pipe)
>> continue;
>> --
>> 2.22.0
>
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread
* [PATCH v9 4/8] drm/i915: Do not call drm_crtc_arm_vblank_event in async flips
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
@ 2020-09-16 15:08 ` Karthik B S
-1 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-16 15:08 UTC (permalink / raw)
To: intel-gfx
Cc: paulo.r.zanoni, michel, Karthik B S, dri-devel, vandita.kulkarni,
uma.shankar, daniel.vetter, nicholas.kazlauskas
Since the flip done event will be sent in the flip_done_handler,
no need to add the event to the list and delay it for later.
v2: -Moved the async check above vblank_get as it
was causing issues for PSR.
v3: -No need to wait for vblank to pass, as this wait was causing a
16ms delay once every few flips.
v4: -Rebased.
v5: -Rebased.
v6: -Rebased.
v7: -No need of irq disable if we are not doing vblank evade. (Ville)
v8: -Rebased.
v9: -Move the return in intel_pipe_update_end before tracepoint. (Ville)
Signed-off-by: Karthik B S <karthik.b.s@intel.com>
Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
---
drivers/gpu/drm/i915/display/intel_sprite.c | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/drivers/gpu/drm/i915/display/intel_sprite.c b/drivers/gpu/drm/i915/display/intel_sprite.c
index 63040cb0d4e1..76a3d9bfe0de 100644
--- a/drivers/gpu/drm/i915/display/intel_sprite.c
+++ b/drivers/gpu/drm/i915/display/intel_sprite.c
@@ -93,6 +93,9 @@ void intel_pipe_update_start(const struct intel_crtc_state *new_crtc_state)
DEFINE_WAIT(wait);
u32 psr_status;
+ if (new_crtc_state->uapi.async_flip)
+ return;
+
vblank_start = adjusted_mode->crtc_vblank_start;
if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE)
vblank_start = DIV_ROUND_UP(vblank_start, 2);
@@ -200,6 +203,9 @@ void intel_pipe_update_end(struct intel_crtc_state *new_crtc_state)
ktime_t end_vbl_time = ktime_get();
struct drm_i915_private *dev_priv = to_i915(crtc->base.dev);
+ if (new_crtc_state->uapi.async_flip)
+ return;
+
trace_intel_pipe_update_end(crtc, end_vbl_count, scanline_end);
/* We're still in the vblank-evade critical section, this can't race.
--
2.22.0
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply related [flat|nested] 54+ messages in thread* [Intel-gfx] [PATCH v9 4/8] drm/i915: Do not call drm_crtc_arm_vblank_event in async flips
@ 2020-09-16 15:08 ` Karthik B S
0 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-16 15:08 UTC (permalink / raw)
To: intel-gfx
Cc: paulo.r.zanoni, michel, dri-devel, daniel.vetter, harry.wentland,
nicholas.kazlauskas
Since the flip done event will be sent in the flip_done_handler,
no need to add the event to the list and delay it for later.
v2: -Moved the async check above vblank_get as it
was causing issues for PSR.
v3: -No need to wait for vblank to pass, as this wait was causing a
16ms delay once every few flips.
v4: -Rebased.
v5: -Rebased.
v6: -Rebased.
v7: -No need of irq disable if we are not doing vblank evade. (Ville)
v8: -Rebased.
v9: -Move the return in intel_pipe_update_end before tracepoint. (Ville)
Signed-off-by: Karthik B S <karthik.b.s@intel.com>
Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
---
drivers/gpu/drm/i915/display/intel_sprite.c | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/drivers/gpu/drm/i915/display/intel_sprite.c b/drivers/gpu/drm/i915/display/intel_sprite.c
index 63040cb0d4e1..76a3d9bfe0de 100644
--- a/drivers/gpu/drm/i915/display/intel_sprite.c
+++ b/drivers/gpu/drm/i915/display/intel_sprite.c
@@ -93,6 +93,9 @@ void intel_pipe_update_start(const struct intel_crtc_state *new_crtc_state)
DEFINE_WAIT(wait);
u32 psr_status;
+ if (new_crtc_state->uapi.async_flip)
+ return;
+
vblank_start = adjusted_mode->crtc_vblank_start;
if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE)
vblank_start = DIV_ROUND_UP(vblank_start, 2);
@@ -200,6 +203,9 @@ void intel_pipe_update_end(struct intel_crtc_state *new_crtc_state)
ktime_t end_vbl_time = ktime_get();
struct drm_i915_private *dev_priv = to_i915(crtc->base.dev);
+ if (new_crtc_state->uapi.async_flip)
+ return;
+
trace_intel_pipe_update_end(crtc, end_vbl_count, scanline_end);
/* We're still in the vblank-evade critical section, this can't race.
--
2.22.0
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 54+ messages in thread
* [PATCH v9 5/8] drm/i915: Add dedicated plane hook for async flip case
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
@ 2020-09-16 15:08 ` Karthik B S
-1 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-16 15:08 UTC (permalink / raw)
To: intel-gfx
Cc: paulo.r.zanoni, michel, Karthik B S, dri-devel, vandita.kulkarni,
uma.shankar, daniel.vetter, nicholas.kazlauskas
This hook is added to avoid writing other plane registers in case of
async flips, so that we do not write the double buffered registers
during async surface address update.
v7: -Plane ctl needs bits from skl_plane_ctl_crtc as well. (Ville)
-Add a vfunc for skl_program_async_surface_address
and call it from intel_update_plane. (Ville)
v8: -Rebased.
v9: -Use if-else instead of return in intel_update_plane(). (Ville)
-Rename 'program_async_surface_address' to 'async_flip'. (Ville)
Signed-off-by: Karthik B S <karthik.b.s@intel.com>
Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
---
.../gpu/drm/i915/display/intel_atomic_plane.c | 6 ++++-
.../drm/i915/display/intel_display_types.h | 3 +++
drivers/gpu/drm/i915/display/intel_sprite.c | 24 +++++++++++++++++++
3 files changed, 32 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/i915/display/intel_atomic_plane.c b/drivers/gpu/drm/i915/display/intel_atomic_plane.c
index 79032701873a..1171852dda5a 100644
--- a/drivers/gpu/drm/i915/display/intel_atomic_plane.c
+++ b/drivers/gpu/drm/i915/display/intel_atomic_plane.c
@@ -408,7 +408,11 @@ void intel_update_plane(struct intel_plane *plane,
struct intel_crtc *crtc = to_intel_crtc(crtc_state->uapi.crtc);
trace_intel_update_plane(&plane->base, crtc);
- plane->update_plane(plane, crtc_state, plane_state);
+
+ if (crtc_state->uapi.async_flip)
+ plane->async_flip(plane, crtc_state, plane_state);
+ else
+ plane->update_plane(plane, crtc_state, plane_state);
}
void intel_disable_plane(struct intel_plane *plane,
diff --git a/drivers/gpu/drm/i915/display/intel_display_types.h b/drivers/gpu/drm/i915/display/intel_display_types.h
index b2d0edacc58c..67e48215d89e 100644
--- a/drivers/gpu/drm/i915/display/intel_display_types.h
+++ b/drivers/gpu/drm/i915/display/intel_display_types.h
@@ -1190,6 +1190,9 @@ struct intel_plane {
struct intel_plane_state *plane_state);
int (*min_cdclk)(const struct intel_crtc_state *crtc_state,
const struct intel_plane_state *plane_state);
+ void (*async_flip)(struct intel_plane *plane,
+ const struct intel_crtc_state *crtc_state,
+ const struct intel_plane_state *plane_state);
};
struct intel_watermark_params {
diff --git a/drivers/gpu/drm/i915/display/intel_sprite.c b/drivers/gpu/drm/i915/display/intel_sprite.c
index 76a3d9bfe0de..3634e98b04c1 100644
--- a/drivers/gpu/drm/i915/display/intel_sprite.c
+++ b/drivers/gpu/drm/i915/display/intel_sprite.c
@@ -609,6 +609,29 @@ icl_program_input_csc(struct intel_plane *plane,
PLANE_INPUT_CSC_POSTOFF(pipe, plane_id, 2), 0x0);
}
+static void
+skl_program_async_surface_address(struct intel_plane *plane,
+ const struct intel_crtc_state *crtc_state,
+ const struct intel_plane_state *plane_state)
+{
+ struct drm_i915_private *dev_priv = to_i915(plane->base.dev);
+ unsigned long irqflags;
+ enum plane_id plane_id = plane->id;
+ enum pipe pipe = plane->pipe;
+ u32 surf_addr = plane_state->color_plane[0].offset;
+ u32 plane_ctl = plane_state->ctl;
+
+ plane_ctl |= skl_plane_ctl_crtc(crtc_state);
+
+ spin_lock_irqsave(&dev_priv->uncore.lock, irqflags);
+
+ intel_de_write_fw(dev_priv, PLANE_CTL(pipe, plane_id), plane_ctl);
+ intel_de_write_fw(dev_priv, PLANE_SURF(pipe, plane_id),
+ intel_plane_ggtt_offset(plane_state) + surf_addr);
+
+ spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags);
+}
+
static void
skl_program_plane(struct intel_plane *plane,
const struct intel_crtc_state *crtc_state,
@@ -3095,6 +3118,7 @@ skl_universal_plane_create(struct drm_i915_private *dev_priv,
plane->get_hw_state = skl_plane_get_hw_state;
plane->check_plane = skl_plane_check;
plane->min_cdclk = skl_plane_min_cdclk;
+ plane->async_flip = skl_program_async_surface_address;
if (INTEL_GEN(dev_priv) >= 11)
formats = icl_get_plane_formats(dev_priv, pipe,
--
2.22.0
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply related [flat|nested] 54+ messages in thread* [Intel-gfx] [PATCH v9 5/8] drm/i915: Add dedicated plane hook for async flip case
@ 2020-09-16 15:08 ` Karthik B S
0 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-16 15:08 UTC (permalink / raw)
To: intel-gfx
Cc: paulo.r.zanoni, michel, dri-devel, daniel.vetter, harry.wentland,
nicholas.kazlauskas
This hook is added to avoid writing other plane registers in case of
async flips, so that we do not write the double buffered registers
during async surface address update.
v7: -Plane ctl needs bits from skl_plane_ctl_crtc as well. (Ville)
-Add a vfunc for skl_program_async_surface_address
and call it from intel_update_plane. (Ville)
v8: -Rebased.
v9: -Use if-else instead of return in intel_update_plane(). (Ville)
-Rename 'program_async_surface_address' to 'async_flip'. (Ville)
Signed-off-by: Karthik B S <karthik.b.s@intel.com>
Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
---
.../gpu/drm/i915/display/intel_atomic_plane.c | 6 ++++-
.../drm/i915/display/intel_display_types.h | 3 +++
drivers/gpu/drm/i915/display/intel_sprite.c | 24 +++++++++++++++++++
3 files changed, 32 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/i915/display/intel_atomic_plane.c b/drivers/gpu/drm/i915/display/intel_atomic_plane.c
index 79032701873a..1171852dda5a 100644
--- a/drivers/gpu/drm/i915/display/intel_atomic_plane.c
+++ b/drivers/gpu/drm/i915/display/intel_atomic_plane.c
@@ -408,7 +408,11 @@ void intel_update_plane(struct intel_plane *plane,
struct intel_crtc *crtc = to_intel_crtc(crtc_state->uapi.crtc);
trace_intel_update_plane(&plane->base, crtc);
- plane->update_plane(plane, crtc_state, plane_state);
+
+ if (crtc_state->uapi.async_flip)
+ plane->async_flip(plane, crtc_state, plane_state);
+ else
+ plane->update_plane(plane, crtc_state, plane_state);
}
void intel_disable_plane(struct intel_plane *plane,
diff --git a/drivers/gpu/drm/i915/display/intel_display_types.h b/drivers/gpu/drm/i915/display/intel_display_types.h
index b2d0edacc58c..67e48215d89e 100644
--- a/drivers/gpu/drm/i915/display/intel_display_types.h
+++ b/drivers/gpu/drm/i915/display/intel_display_types.h
@@ -1190,6 +1190,9 @@ struct intel_plane {
struct intel_plane_state *plane_state);
int (*min_cdclk)(const struct intel_crtc_state *crtc_state,
const struct intel_plane_state *plane_state);
+ void (*async_flip)(struct intel_plane *plane,
+ const struct intel_crtc_state *crtc_state,
+ const struct intel_plane_state *plane_state);
};
struct intel_watermark_params {
diff --git a/drivers/gpu/drm/i915/display/intel_sprite.c b/drivers/gpu/drm/i915/display/intel_sprite.c
index 76a3d9bfe0de..3634e98b04c1 100644
--- a/drivers/gpu/drm/i915/display/intel_sprite.c
+++ b/drivers/gpu/drm/i915/display/intel_sprite.c
@@ -609,6 +609,29 @@ icl_program_input_csc(struct intel_plane *plane,
PLANE_INPUT_CSC_POSTOFF(pipe, plane_id, 2), 0x0);
}
+static void
+skl_program_async_surface_address(struct intel_plane *plane,
+ const struct intel_crtc_state *crtc_state,
+ const struct intel_plane_state *plane_state)
+{
+ struct drm_i915_private *dev_priv = to_i915(plane->base.dev);
+ unsigned long irqflags;
+ enum plane_id plane_id = plane->id;
+ enum pipe pipe = plane->pipe;
+ u32 surf_addr = plane_state->color_plane[0].offset;
+ u32 plane_ctl = plane_state->ctl;
+
+ plane_ctl |= skl_plane_ctl_crtc(crtc_state);
+
+ spin_lock_irqsave(&dev_priv->uncore.lock, irqflags);
+
+ intel_de_write_fw(dev_priv, PLANE_CTL(pipe, plane_id), plane_ctl);
+ intel_de_write_fw(dev_priv, PLANE_SURF(pipe, plane_id),
+ intel_plane_ggtt_offset(plane_state) + surf_addr);
+
+ spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags);
+}
+
static void
skl_program_plane(struct intel_plane *plane,
const struct intel_crtc_state *crtc_state,
@@ -3095,6 +3118,7 @@ skl_universal_plane_create(struct drm_i915_private *dev_priv,
plane->get_hw_state = skl_plane_get_hw_state;
plane->check_plane = skl_plane_check;
plane->min_cdclk = skl_plane_min_cdclk;
+ plane->async_flip = skl_program_async_surface_address;
if (INTEL_GEN(dev_priv) >= 11)
formats = icl_get_plane_formats(dev_priv, pipe,
--
2.22.0
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 54+ messages in thread* [PATCH v10 5/8] drm/i915: Add dedicated plane hook for async flip case
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
@ 2020-09-18 7:00 ` Karthik B S
-1 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-18 7:00 UTC (permalink / raw)
To: intel-gfx
Cc: paulo.r.zanoni, michel, Karthik B S, dri-devel, vandita.kulkarni,
uma.shankar, daniel.vetter, nicholas.kazlauskas
This hook is added to avoid writing other plane registers in case of
async flips, so that we do not write the double buffered registers
during async surface address update.
v7: -Plane ctl needs bits from skl_plane_ctl_crtc as well. (Ville)
-Add a vfunc for skl_program_async_surface_address
and call it from intel_update_plane. (Ville)
v8: -Rebased.
v9: -Use if-else instead of return in intel_update_plane(). (Ville)
-Rename 'program_async_surface_address' to 'async_flip'. (Ville)
v10: -Check if async_flip hook is present before calling it.
Otherwise it will OOPS during legacy cursor updates. (Ville)
Signed-off-by: Karthik B S <karthik.b.s@intel.com>
Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
---
.../gpu/drm/i915/display/intel_atomic_plane.c | 6 ++++-
.../drm/i915/display/intel_display_types.h | 3 +++
drivers/gpu/drm/i915/display/intel_sprite.c | 24 +++++++++++++++++++
3 files changed, 32 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/i915/display/intel_atomic_plane.c b/drivers/gpu/drm/i915/display/intel_atomic_plane.c
index 79032701873a..6bd8e6cdd477 100644
--- a/drivers/gpu/drm/i915/display/intel_atomic_plane.c
+++ b/drivers/gpu/drm/i915/display/intel_atomic_plane.c
@@ -408,7 +408,11 @@ void intel_update_plane(struct intel_plane *plane,
struct intel_crtc *crtc = to_intel_crtc(crtc_state->uapi.crtc);
trace_intel_update_plane(&plane->base, crtc);
- plane->update_plane(plane, crtc_state, plane_state);
+
+ if (crtc_state->uapi.async_flip && plane->async_flip)
+ plane->async_flip(plane, crtc_state, plane_state);
+ else
+ plane->update_plane(plane, crtc_state, plane_state);
}
void intel_disable_plane(struct intel_plane *plane,
diff --git a/drivers/gpu/drm/i915/display/intel_display_types.h b/drivers/gpu/drm/i915/display/intel_display_types.h
index 3d4bf9b6a0a2..e3339e41ddf7 100644
--- a/drivers/gpu/drm/i915/display/intel_display_types.h
+++ b/drivers/gpu/drm/i915/display/intel_display_types.h
@@ -1183,6 +1183,9 @@ struct intel_plane {
struct intel_plane_state *plane_state);
int (*min_cdclk)(const struct intel_crtc_state *crtc_state,
const struct intel_plane_state *plane_state);
+ void (*async_flip)(struct intel_plane *plane,
+ const struct intel_crtc_state *crtc_state,
+ const struct intel_plane_state *plane_state);
};
struct intel_watermark_params {
diff --git a/drivers/gpu/drm/i915/display/intel_sprite.c b/drivers/gpu/drm/i915/display/intel_sprite.c
index 76a3d9bfe0de..3634e98b04c1 100644
--- a/drivers/gpu/drm/i915/display/intel_sprite.c
+++ b/drivers/gpu/drm/i915/display/intel_sprite.c
@@ -609,6 +609,29 @@ icl_program_input_csc(struct intel_plane *plane,
PLANE_INPUT_CSC_POSTOFF(pipe, plane_id, 2), 0x0);
}
+static void
+skl_program_async_surface_address(struct intel_plane *plane,
+ const struct intel_crtc_state *crtc_state,
+ const struct intel_plane_state *plane_state)
+{
+ struct drm_i915_private *dev_priv = to_i915(plane->base.dev);
+ unsigned long irqflags;
+ enum plane_id plane_id = plane->id;
+ enum pipe pipe = plane->pipe;
+ u32 surf_addr = plane_state->color_plane[0].offset;
+ u32 plane_ctl = plane_state->ctl;
+
+ plane_ctl |= skl_plane_ctl_crtc(crtc_state);
+
+ spin_lock_irqsave(&dev_priv->uncore.lock, irqflags);
+
+ intel_de_write_fw(dev_priv, PLANE_CTL(pipe, plane_id), plane_ctl);
+ intel_de_write_fw(dev_priv, PLANE_SURF(pipe, plane_id),
+ intel_plane_ggtt_offset(plane_state) + surf_addr);
+
+ spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags);
+}
+
static void
skl_program_plane(struct intel_plane *plane,
const struct intel_crtc_state *crtc_state,
@@ -3095,6 +3118,7 @@ skl_universal_plane_create(struct drm_i915_private *dev_priv,
plane->get_hw_state = skl_plane_get_hw_state;
plane->check_plane = skl_plane_check;
plane->min_cdclk = skl_plane_min_cdclk;
+ plane->async_flip = skl_program_async_surface_address;
if (INTEL_GEN(dev_priv) >= 11)
formats = icl_get_plane_formats(dev_priv, pipe,
--
2.22.0
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply related [flat|nested] 54+ messages in thread* [Intel-gfx] [PATCH v10 5/8] drm/i915: Add dedicated plane hook for async flip case
@ 2020-09-18 7:00 ` Karthik B S
0 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-18 7:00 UTC (permalink / raw)
To: intel-gfx
Cc: paulo.r.zanoni, michel, dri-devel, daniel.vetter, harry.wentland,
nicholas.kazlauskas
This hook is added to avoid writing other plane registers in case of
async flips, so that we do not write the double buffered registers
during async surface address update.
v7: -Plane ctl needs bits from skl_plane_ctl_crtc as well. (Ville)
-Add a vfunc for skl_program_async_surface_address
and call it from intel_update_plane. (Ville)
v8: -Rebased.
v9: -Use if-else instead of return in intel_update_plane(). (Ville)
-Rename 'program_async_surface_address' to 'async_flip'. (Ville)
v10: -Check if async_flip hook is present before calling it.
Otherwise it will OOPS during legacy cursor updates. (Ville)
Signed-off-by: Karthik B S <karthik.b.s@intel.com>
Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
---
.../gpu/drm/i915/display/intel_atomic_plane.c | 6 ++++-
.../drm/i915/display/intel_display_types.h | 3 +++
drivers/gpu/drm/i915/display/intel_sprite.c | 24 +++++++++++++++++++
3 files changed, 32 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/i915/display/intel_atomic_plane.c b/drivers/gpu/drm/i915/display/intel_atomic_plane.c
index 79032701873a..6bd8e6cdd477 100644
--- a/drivers/gpu/drm/i915/display/intel_atomic_plane.c
+++ b/drivers/gpu/drm/i915/display/intel_atomic_plane.c
@@ -408,7 +408,11 @@ void intel_update_plane(struct intel_plane *plane,
struct intel_crtc *crtc = to_intel_crtc(crtc_state->uapi.crtc);
trace_intel_update_plane(&plane->base, crtc);
- plane->update_plane(plane, crtc_state, plane_state);
+
+ if (crtc_state->uapi.async_flip && plane->async_flip)
+ plane->async_flip(plane, crtc_state, plane_state);
+ else
+ plane->update_plane(plane, crtc_state, plane_state);
}
void intel_disable_plane(struct intel_plane *plane,
diff --git a/drivers/gpu/drm/i915/display/intel_display_types.h b/drivers/gpu/drm/i915/display/intel_display_types.h
index 3d4bf9b6a0a2..e3339e41ddf7 100644
--- a/drivers/gpu/drm/i915/display/intel_display_types.h
+++ b/drivers/gpu/drm/i915/display/intel_display_types.h
@@ -1183,6 +1183,9 @@ struct intel_plane {
struct intel_plane_state *plane_state);
int (*min_cdclk)(const struct intel_crtc_state *crtc_state,
const struct intel_plane_state *plane_state);
+ void (*async_flip)(struct intel_plane *plane,
+ const struct intel_crtc_state *crtc_state,
+ const struct intel_plane_state *plane_state);
};
struct intel_watermark_params {
diff --git a/drivers/gpu/drm/i915/display/intel_sprite.c b/drivers/gpu/drm/i915/display/intel_sprite.c
index 76a3d9bfe0de..3634e98b04c1 100644
--- a/drivers/gpu/drm/i915/display/intel_sprite.c
+++ b/drivers/gpu/drm/i915/display/intel_sprite.c
@@ -609,6 +609,29 @@ icl_program_input_csc(struct intel_plane *plane,
PLANE_INPUT_CSC_POSTOFF(pipe, plane_id, 2), 0x0);
}
+static void
+skl_program_async_surface_address(struct intel_plane *plane,
+ const struct intel_crtc_state *crtc_state,
+ const struct intel_plane_state *plane_state)
+{
+ struct drm_i915_private *dev_priv = to_i915(plane->base.dev);
+ unsigned long irqflags;
+ enum plane_id plane_id = plane->id;
+ enum pipe pipe = plane->pipe;
+ u32 surf_addr = plane_state->color_plane[0].offset;
+ u32 plane_ctl = plane_state->ctl;
+
+ plane_ctl |= skl_plane_ctl_crtc(crtc_state);
+
+ spin_lock_irqsave(&dev_priv->uncore.lock, irqflags);
+
+ intel_de_write_fw(dev_priv, PLANE_CTL(pipe, plane_id), plane_ctl);
+ intel_de_write_fw(dev_priv, PLANE_SURF(pipe, plane_id),
+ intel_plane_ggtt_offset(plane_state) + surf_addr);
+
+ spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags);
+}
+
static void
skl_program_plane(struct intel_plane *plane,
const struct intel_crtc_state *crtc_state,
@@ -3095,6 +3118,7 @@ skl_universal_plane_create(struct drm_i915_private *dev_priv,
plane->get_hw_state = skl_plane_get_hw_state;
plane->check_plane = skl_plane_check;
plane->min_cdclk = skl_plane_min_cdclk;
+ plane->async_flip = skl_program_async_surface_address;
if (INTEL_GEN(dev_priv) >= 11)
formats = icl_get_plane_formats(dev_priv, pipe,
--
2.22.0
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 54+ messages in thread* Re: [PATCH v10 5/8] drm/i915: Add dedicated plane hook for async flip case
2020-09-18 7:00 ` [Intel-gfx] " Karthik B S
@ 2020-09-18 11:53 ` Ville Syrjälä
-1 siblings, 0 replies; 54+ messages in thread
From: Ville Syrjälä @ 2020-09-18 11:53 UTC (permalink / raw)
To: Karthik B S
Cc: paulo.r.zanoni, michel, dri-devel, nicholas.kazlauskas,
vandita.kulkarni, uma.shankar, daniel.vetter, intel-gfx
On Fri, Sep 18, 2020 at 12:30:45PM +0530, Karthik B S wrote:
> This hook is added to avoid writing other plane registers in case of
> async flips, so that we do not write the double buffered registers
> during async surface address update.
>
> v7: -Plane ctl needs bits from skl_plane_ctl_crtc as well. (Ville)
> -Add a vfunc for skl_program_async_surface_address
> and call it from intel_update_plane. (Ville)
>
> v8: -Rebased.
>
> v9: -Use if-else instead of return in intel_update_plane(). (Ville)
> -Rename 'program_async_surface_address' to 'async_flip'. (Ville)
>
> v10: -Check if async_flip hook is present before calling it.
> Otherwise it will OOPS during legacy cursor updates. (Ville)
>
> Signed-off-by: Karthik B S <karthik.b.s@intel.com>
> Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
> ---
> .../gpu/drm/i915/display/intel_atomic_plane.c | 6 ++++-
> .../drm/i915/display/intel_display_types.h | 3 +++
> drivers/gpu/drm/i915/display/intel_sprite.c | 24 +++++++++++++++++++
> 3 files changed, 32 insertions(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_atomic_plane.c b/drivers/gpu/drm/i915/display/intel_atomic_plane.c
> index 79032701873a..6bd8e6cdd477 100644
> --- a/drivers/gpu/drm/i915/display/intel_atomic_plane.c
> +++ b/drivers/gpu/drm/i915/display/intel_atomic_plane.c
> @@ -408,7 +408,11 @@ void intel_update_plane(struct intel_plane *plane,
> struct intel_crtc *crtc = to_intel_crtc(crtc_state->uapi.crtc);
>
> trace_intel_update_plane(&plane->base, crtc);
> - plane->update_plane(plane, crtc_state, plane_state);
> +
> + if (crtc_state->uapi.async_flip && plane->async_flip)
> + plane->async_flip(plane, crtc_state, plane_state);
> + else
> + plane->update_plane(plane, crtc_state, plane_state);
> }
>
> void intel_disable_plane(struct intel_plane *plane,
> diff --git a/drivers/gpu/drm/i915/display/intel_display_types.h b/drivers/gpu/drm/i915/display/intel_display_types.h
> index 3d4bf9b6a0a2..e3339e41ddf7 100644
> --- a/drivers/gpu/drm/i915/display/intel_display_types.h
> +++ b/drivers/gpu/drm/i915/display/intel_display_types.h
> @@ -1183,6 +1183,9 @@ struct intel_plane {
> struct intel_plane_state *plane_state);
> int (*min_cdclk)(const struct intel_crtc_state *crtc_state,
> const struct intel_plane_state *plane_state);
> + void (*async_flip)(struct intel_plane *plane,
> + const struct intel_crtc_state *crtc_state,
> + const struct intel_plane_state *plane_state);
> };
>
> struct intel_watermark_params {
> diff --git a/drivers/gpu/drm/i915/display/intel_sprite.c b/drivers/gpu/drm/i915/display/intel_sprite.c
> index 76a3d9bfe0de..3634e98b04c1 100644
> --- a/drivers/gpu/drm/i915/display/intel_sprite.c
> +++ b/drivers/gpu/drm/i915/display/intel_sprite.c
> @@ -609,6 +609,29 @@ icl_program_input_csc(struct intel_plane *plane,
> PLANE_INPUT_CSC_POSTOFF(pipe, plane_id, 2), 0x0);
> }
>
> +static void
> +skl_program_async_surface_address(struct intel_plane *plane,
> + const struct intel_crtc_state *crtc_state,
> + const struct intel_plane_state *plane_state)
Pls rename this to skl_plane_async_flip() as well.
With that
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> +{
> + struct drm_i915_private *dev_priv = to_i915(plane->base.dev);
> + unsigned long irqflags;
> + enum plane_id plane_id = plane->id;
> + enum pipe pipe = plane->pipe;
> + u32 surf_addr = plane_state->color_plane[0].offset;
> + u32 plane_ctl = plane_state->ctl;
> +
> + plane_ctl |= skl_plane_ctl_crtc(crtc_state);
> +
> + spin_lock_irqsave(&dev_priv->uncore.lock, irqflags);
> +
> + intel_de_write_fw(dev_priv, PLANE_CTL(pipe, plane_id), plane_ctl);
> + intel_de_write_fw(dev_priv, PLANE_SURF(pipe, plane_id),
> + intel_plane_ggtt_offset(plane_state) + surf_addr);
> +
> + spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags);
> +}
> +
> static void
> skl_program_plane(struct intel_plane *plane,
> const struct intel_crtc_state *crtc_state,
> @@ -3095,6 +3118,7 @@ skl_universal_plane_create(struct drm_i915_private *dev_priv,
> plane->get_hw_state = skl_plane_get_hw_state;
> plane->check_plane = skl_plane_check;
> plane->min_cdclk = skl_plane_min_cdclk;
> + plane->async_flip = skl_program_async_surface_address;
>
> if (INTEL_GEN(dev_priv) >= 11)
> formats = icl_get_plane_formats(dev_priv, pipe,
> --
> 2.22.0
--
Ville Syrjälä
Intel
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply [flat|nested] 54+ messages in thread* Re: [Intel-gfx] [PATCH v10 5/8] drm/i915: Add dedicated plane hook for async flip case
@ 2020-09-18 11:53 ` Ville Syrjälä
0 siblings, 0 replies; 54+ messages in thread
From: Ville Syrjälä @ 2020-09-18 11:53 UTC (permalink / raw)
To: Karthik B S
Cc: paulo.r.zanoni, michel, dri-devel, nicholas.kazlauskas,
daniel.vetter, harry.wentland, intel-gfx
On Fri, Sep 18, 2020 at 12:30:45PM +0530, Karthik B S wrote:
> This hook is added to avoid writing other plane registers in case of
> async flips, so that we do not write the double buffered registers
> during async surface address update.
>
> v7: -Plane ctl needs bits from skl_plane_ctl_crtc as well. (Ville)
> -Add a vfunc for skl_program_async_surface_address
> and call it from intel_update_plane. (Ville)
>
> v8: -Rebased.
>
> v9: -Use if-else instead of return in intel_update_plane(). (Ville)
> -Rename 'program_async_surface_address' to 'async_flip'. (Ville)
>
> v10: -Check if async_flip hook is present before calling it.
> Otherwise it will OOPS during legacy cursor updates. (Ville)
>
> Signed-off-by: Karthik B S <karthik.b.s@intel.com>
> Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
> ---
> .../gpu/drm/i915/display/intel_atomic_plane.c | 6 ++++-
> .../drm/i915/display/intel_display_types.h | 3 +++
> drivers/gpu/drm/i915/display/intel_sprite.c | 24 +++++++++++++++++++
> 3 files changed, 32 insertions(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_atomic_plane.c b/drivers/gpu/drm/i915/display/intel_atomic_plane.c
> index 79032701873a..6bd8e6cdd477 100644
> --- a/drivers/gpu/drm/i915/display/intel_atomic_plane.c
> +++ b/drivers/gpu/drm/i915/display/intel_atomic_plane.c
> @@ -408,7 +408,11 @@ void intel_update_plane(struct intel_plane *plane,
> struct intel_crtc *crtc = to_intel_crtc(crtc_state->uapi.crtc);
>
> trace_intel_update_plane(&plane->base, crtc);
> - plane->update_plane(plane, crtc_state, plane_state);
> +
> + if (crtc_state->uapi.async_flip && plane->async_flip)
> + plane->async_flip(plane, crtc_state, plane_state);
> + else
> + plane->update_plane(plane, crtc_state, plane_state);
> }
>
> void intel_disable_plane(struct intel_plane *plane,
> diff --git a/drivers/gpu/drm/i915/display/intel_display_types.h b/drivers/gpu/drm/i915/display/intel_display_types.h
> index 3d4bf9b6a0a2..e3339e41ddf7 100644
> --- a/drivers/gpu/drm/i915/display/intel_display_types.h
> +++ b/drivers/gpu/drm/i915/display/intel_display_types.h
> @@ -1183,6 +1183,9 @@ struct intel_plane {
> struct intel_plane_state *plane_state);
> int (*min_cdclk)(const struct intel_crtc_state *crtc_state,
> const struct intel_plane_state *plane_state);
> + void (*async_flip)(struct intel_plane *plane,
> + const struct intel_crtc_state *crtc_state,
> + const struct intel_plane_state *plane_state);
> };
>
> struct intel_watermark_params {
> diff --git a/drivers/gpu/drm/i915/display/intel_sprite.c b/drivers/gpu/drm/i915/display/intel_sprite.c
> index 76a3d9bfe0de..3634e98b04c1 100644
> --- a/drivers/gpu/drm/i915/display/intel_sprite.c
> +++ b/drivers/gpu/drm/i915/display/intel_sprite.c
> @@ -609,6 +609,29 @@ icl_program_input_csc(struct intel_plane *plane,
> PLANE_INPUT_CSC_POSTOFF(pipe, plane_id, 2), 0x0);
> }
>
> +static void
> +skl_program_async_surface_address(struct intel_plane *plane,
> + const struct intel_crtc_state *crtc_state,
> + const struct intel_plane_state *plane_state)
Pls rename this to skl_plane_async_flip() as well.
With that
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> +{
> + struct drm_i915_private *dev_priv = to_i915(plane->base.dev);
> + unsigned long irqflags;
> + enum plane_id plane_id = plane->id;
> + enum pipe pipe = plane->pipe;
> + u32 surf_addr = plane_state->color_plane[0].offset;
> + u32 plane_ctl = plane_state->ctl;
> +
> + plane_ctl |= skl_plane_ctl_crtc(crtc_state);
> +
> + spin_lock_irqsave(&dev_priv->uncore.lock, irqflags);
> +
> + intel_de_write_fw(dev_priv, PLANE_CTL(pipe, plane_id), plane_ctl);
> + intel_de_write_fw(dev_priv, PLANE_SURF(pipe, plane_id),
> + intel_plane_ggtt_offset(plane_state) + surf_addr);
> +
> + spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags);
> +}
> +
> static void
> skl_program_plane(struct intel_plane *plane,
> const struct intel_crtc_state *crtc_state,
> @@ -3095,6 +3118,7 @@ skl_universal_plane_create(struct drm_i915_private *dev_priv,
> plane->get_hw_state = skl_plane_get_hw_state;
> plane->check_plane = skl_plane_check;
> plane->min_cdclk = skl_plane_min_cdclk;
> + plane->async_flip = skl_program_async_surface_address;
>
> if (INTEL_GEN(dev_priv) >= 11)
> formats = icl_get_plane_formats(dev_priv, pipe,
> --
> 2.22.0
--
Ville Syrjälä
Intel
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread* Re: [PATCH v10 5/8] drm/i915: Add dedicated plane hook for async flip case
2020-09-18 11:53 ` [Intel-gfx] " Ville Syrjälä
@ 2020-09-21 10:52 ` Karthik B S
-1 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-21 10:52 UTC (permalink / raw)
To: Ville Syrjälä
Cc: paulo.r.zanoni, michel, dri-devel, nicholas.kazlauskas,
vandita.kulkarni, uma.shankar, daniel.vetter, intel-gfx
On 9/18/2020 5:23 PM, Ville Syrjälä wrote:
> On Fri, Sep 18, 2020 at 12:30:45PM +0530, Karthik B S wrote:
>> This hook is added to avoid writing other plane registers in case of
>> async flips, so that we do not write the double buffered registers
>> during async surface address update.
>>
>> v7: -Plane ctl needs bits from skl_plane_ctl_crtc as well. (Ville)
>> -Add a vfunc for skl_program_async_surface_address
>> and call it from intel_update_plane. (Ville)
>>
>> v8: -Rebased.
>>
>> v9: -Use if-else instead of return in intel_update_plane(). (Ville)
>> -Rename 'program_async_surface_address' to 'async_flip'. (Ville)
>>
>> v10: -Check if async_flip hook is present before calling it.
>> Otherwise it will OOPS during legacy cursor updates. (Ville)
>>
>> Signed-off-by: Karthik B S <karthik.b.s@intel.com>
>> Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
>> ---
>> .../gpu/drm/i915/display/intel_atomic_plane.c | 6 ++++-
>> .../drm/i915/display/intel_display_types.h | 3 +++
>> drivers/gpu/drm/i915/display/intel_sprite.c | 24 +++++++++++++++++++
>> 3 files changed, 32 insertions(+), 1 deletion(-)
>>
>> diff --git a/drivers/gpu/drm/i915/display/intel_atomic_plane.c b/drivers/gpu/drm/i915/display/intel_atomic_plane.c
>> index 79032701873a..6bd8e6cdd477 100644
>> --- a/drivers/gpu/drm/i915/display/intel_atomic_plane.c
>> +++ b/drivers/gpu/drm/i915/display/intel_atomic_plane.c
>> @@ -408,7 +408,11 @@ void intel_update_plane(struct intel_plane *plane,
>> struct intel_crtc *crtc = to_intel_crtc(crtc_state->uapi.crtc);
>>
>> trace_intel_update_plane(&plane->base, crtc);
>> - plane->update_plane(plane, crtc_state, plane_state);
>> +
>> + if (crtc_state->uapi.async_flip && plane->async_flip)
>> + plane->async_flip(plane, crtc_state, plane_state);
>> + else
>> + plane->update_plane(plane, crtc_state, plane_state);
>> }
>>
>> void intel_disable_plane(struct intel_plane *plane,
>> diff --git a/drivers/gpu/drm/i915/display/intel_display_types.h b/drivers/gpu/drm/i915/display/intel_display_types.h
>> index 3d4bf9b6a0a2..e3339e41ddf7 100644
>> --- a/drivers/gpu/drm/i915/display/intel_display_types.h
>> +++ b/drivers/gpu/drm/i915/display/intel_display_types.h
>> @@ -1183,6 +1183,9 @@ struct intel_plane {
>> struct intel_plane_state *plane_state);
>> int (*min_cdclk)(const struct intel_crtc_state *crtc_state,
>> const struct intel_plane_state *plane_state);
>> + void (*async_flip)(struct intel_plane *plane,
>> + const struct intel_crtc_state *crtc_state,
>> + const struct intel_plane_state *plane_state);
>> };
>>
>> struct intel_watermark_params {
>> diff --git a/drivers/gpu/drm/i915/display/intel_sprite.c b/drivers/gpu/drm/i915/display/intel_sprite.c
>> index 76a3d9bfe0de..3634e98b04c1 100644
>> --- a/drivers/gpu/drm/i915/display/intel_sprite.c
>> +++ b/drivers/gpu/drm/i915/display/intel_sprite.c
>> @@ -609,6 +609,29 @@ icl_program_input_csc(struct intel_plane *plane,
>> PLANE_INPUT_CSC_POSTOFF(pipe, plane_id, 2), 0x0);
>> }
>>
>> +static void
>> +skl_program_async_surface_address(struct intel_plane *plane,
>> + const struct intel_crtc_state *crtc_state,
>> + const struct intel_plane_state *plane_state)
>
> Pls rename this to skl_plane_async_flip() as well.
Thanks for the review.
Sure, I'll update this.
>
> With that
> Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
Thanks,
Karthik.B.S
>> +{
>> + struct drm_i915_private *dev_priv = to_i915(plane->base.dev);
>> + unsigned long irqflags;
>> + enum plane_id plane_id = plane->id;
>> + enum pipe pipe = plane->pipe;
>> + u32 surf_addr = plane_state->color_plane[0].offset;
>> + u32 plane_ctl = plane_state->ctl;
>> +
>> + plane_ctl |= skl_plane_ctl_crtc(crtc_state);
>> +
>> + spin_lock_irqsave(&dev_priv->uncore.lock, irqflags);
>> +
>> + intel_de_write_fw(dev_priv, PLANE_CTL(pipe, plane_id), plane_ctl);
>> + intel_de_write_fw(dev_priv, PLANE_SURF(pipe, plane_id),
>> + intel_plane_ggtt_offset(plane_state) + surf_addr);
>> +
>> + spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags);
>> +}
>> +
>> static void
>> skl_program_plane(struct intel_plane *plane,
>> const struct intel_crtc_state *crtc_state,
>> @@ -3095,6 +3118,7 @@ skl_universal_plane_create(struct drm_i915_private *dev_priv,
>> plane->get_hw_state = skl_plane_get_hw_state;
>> plane->check_plane = skl_plane_check;
>> plane->min_cdclk = skl_plane_min_cdclk;
>> + plane->async_flip = skl_program_async_surface_address;
>>
>> if (INTEL_GEN(dev_priv) >= 11)
>> formats = icl_get_plane_formats(dev_priv, pipe,
>> --
>> 2.22.0
>
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply [flat|nested] 54+ messages in thread* Re: [Intel-gfx] [PATCH v10 5/8] drm/i915: Add dedicated plane hook for async flip case
@ 2020-09-21 10:52 ` Karthik B S
0 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-21 10:52 UTC (permalink / raw)
To: Ville Syrjälä
Cc: paulo.r.zanoni, michel, dri-devel, nicholas.kazlauskas,
daniel.vetter, harry.wentland, intel-gfx
On 9/18/2020 5:23 PM, Ville Syrjälä wrote:
> On Fri, Sep 18, 2020 at 12:30:45PM +0530, Karthik B S wrote:
>> This hook is added to avoid writing other plane registers in case of
>> async flips, so that we do not write the double buffered registers
>> during async surface address update.
>>
>> v7: -Plane ctl needs bits from skl_plane_ctl_crtc as well. (Ville)
>> -Add a vfunc for skl_program_async_surface_address
>> and call it from intel_update_plane. (Ville)
>>
>> v8: -Rebased.
>>
>> v9: -Use if-else instead of return in intel_update_plane(). (Ville)
>> -Rename 'program_async_surface_address' to 'async_flip'. (Ville)
>>
>> v10: -Check if async_flip hook is present before calling it.
>> Otherwise it will OOPS during legacy cursor updates. (Ville)
>>
>> Signed-off-by: Karthik B S <karthik.b.s@intel.com>
>> Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
>> ---
>> .../gpu/drm/i915/display/intel_atomic_plane.c | 6 ++++-
>> .../drm/i915/display/intel_display_types.h | 3 +++
>> drivers/gpu/drm/i915/display/intel_sprite.c | 24 +++++++++++++++++++
>> 3 files changed, 32 insertions(+), 1 deletion(-)
>>
>> diff --git a/drivers/gpu/drm/i915/display/intel_atomic_plane.c b/drivers/gpu/drm/i915/display/intel_atomic_plane.c
>> index 79032701873a..6bd8e6cdd477 100644
>> --- a/drivers/gpu/drm/i915/display/intel_atomic_plane.c
>> +++ b/drivers/gpu/drm/i915/display/intel_atomic_plane.c
>> @@ -408,7 +408,11 @@ void intel_update_plane(struct intel_plane *plane,
>> struct intel_crtc *crtc = to_intel_crtc(crtc_state->uapi.crtc);
>>
>> trace_intel_update_plane(&plane->base, crtc);
>> - plane->update_plane(plane, crtc_state, plane_state);
>> +
>> + if (crtc_state->uapi.async_flip && plane->async_flip)
>> + plane->async_flip(plane, crtc_state, plane_state);
>> + else
>> + plane->update_plane(plane, crtc_state, plane_state);
>> }
>>
>> void intel_disable_plane(struct intel_plane *plane,
>> diff --git a/drivers/gpu/drm/i915/display/intel_display_types.h b/drivers/gpu/drm/i915/display/intel_display_types.h
>> index 3d4bf9b6a0a2..e3339e41ddf7 100644
>> --- a/drivers/gpu/drm/i915/display/intel_display_types.h
>> +++ b/drivers/gpu/drm/i915/display/intel_display_types.h
>> @@ -1183,6 +1183,9 @@ struct intel_plane {
>> struct intel_plane_state *plane_state);
>> int (*min_cdclk)(const struct intel_crtc_state *crtc_state,
>> const struct intel_plane_state *plane_state);
>> + void (*async_flip)(struct intel_plane *plane,
>> + const struct intel_crtc_state *crtc_state,
>> + const struct intel_plane_state *plane_state);
>> };
>>
>> struct intel_watermark_params {
>> diff --git a/drivers/gpu/drm/i915/display/intel_sprite.c b/drivers/gpu/drm/i915/display/intel_sprite.c
>> index 76a3d9bfe0de..3634e98b04c1 100644
>> --- a/drivers/gpu/drm/i915/display/intel_sprite.c
>> +++ b/drivers/gpu/drm/i915/display/intel_sprite.c
>> @@ -609,6 +609,29 @@ icl_program_input_csc(struct intel_plane *plane,
>> PLANE_INPUT_CSC_POSTOFF(pipe, plane_id, 2), 0x0);
>> }
>>
>> +static void
>> +skl_program_async_surface_address(struct intel_plane *plane,
>> + const struct intel_crtc_state *crtc_state,
>> + const struct intel_plane_state *plane_state)
>
> Pls rename this to skl_plane_async_flip() as well.
Thanks for the review.
Sure, I'll update this.
>
> With that
> Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
Thanks,
Karthik.B.S
>> +{
>> + struct drm_i915_private *dev_priv = to_i915(plane->base.dev);
>> + unsigned long irqflags;
>> + enum plane_id plane_id = plane->id;
>> + enum pipe pipe = plane->pipe;
>> + u32 surf_addr = plane_state->color_plane[0].offset;
>> + u32 plane_ctl = plane_state->ctl;
>> +
>> + plane_ctl |= skl_plane_ctl_crtc(crtc_state);
>> +
>> + spin_lock_irqsave(&dev_priv->uncore.lock, irqflags);
>> +
>> + intel_de_write_fw(dev_priv, PLANE_CTL(pipe, plane_id), plane_ctl);
>> + intel_de_write_fw(dev_priv, PLANE_SURF(pipe, plane_id),
>> + intel_plane_ggtt_offset(plane_state) + surf_addr);
>> +
>> + spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags);
>> +}
>> +
>> static void
>> skl_program_plane(struct intel_plane *plane,
>> const struct intel_crtc_state *crtc_state,
>> @@ -3095,6 +3118,7 @@ skl_universal_plane_create(struct drm_i915_private *dev_priv,
>> plane->get_hw_state = skl_plane_get_hw_state;
>> plane->check_plane = skl_plane_check;
>> plane->min_cdclk = skl_plane_min_cdclk;
>> + plane->async_flip = skl_program_async_surface_address;
>>
>> if (INTEL_GEN(dev_priv) >= 11)
>> formats = icl_get_plane_formats(dev_priv, pipe,
>> --
>> 2.22.0
>
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread
* [PATCH v9 6/8] drm/i915: WA for platforms with double buffered address update enable bit
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
@ 2020-09-16 15:08 ` Karthik B S
-1 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-16 15:08 UTC (permalink / raw)
To: intel-gfx
Cc: paulo.r.zanoni, michel, Karthik B S, dri-devel, vandita.kulkarni,
uma.shankar, daniel.vetter, nicholas.kazlauskas
In Gen 9 and Gen 10 platforms, async address update enable bit is
double buffered. Due to this, during the transition from async flip
to sync flip we have to wait until this bit is updated before continuing
with the normal commit for sync flip.
v9: -Rename skl_toggle_async_sync() to skl_disable_async_flip_wa(). (Ville)
-Place the declarations appropriately as per need. (Ville)
-Take the lock before the reg read. (Ville)
-Fix comment and formatting. (Ville)
-Use IS_GEN_RANGE() for gen check. (Ville)
-Move skl_disable_async_flip_wa() to intel_pre_plane_update(). (Ville)
Signed-off-by: Karthik B S <karthik.b.s@intel.com>
Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
---
drivers/gpu/drm/i915/display/intel_display.c | 46 ++++++++++++++++++++
1 file changed, 46 insertions(+)
diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
index 0f0bcbb00c7f..6f6edc581e14 100644
--- a/drivers/gpu/drm/i915/display/intel_display.c
+++ b/drivers/gpu/drm/i915/display/intel_display.c
@@ -6562,6 +6562,43 @@ static void intel_post_plane_update(struct intel_atomic_state *state,
icl_wa_scalerclkgating(dev_priv, pipe, false);
}
+static void skl_disable_async_flip_wa(struct intel_atomic_state *state,
+ struct intel_crtc *crtc,
+ const struct intel_crtc_state *new_crtc_state)
+{
+ struct drm_i915_private *dev_priv = to_i915(state->base.dev);
+ struct intel_plane *plane;
+ struct intel_plane_state *new_plane_state;
+ int i;
+
+ for_each_new_intel_plane_in_state(state, plane, new_plane_state, i) {
+ u32 update_mask = new_crtc_state->update_planes;
+ u32 plane_ctl, surf_addr;
+ enum plane_id plane_id;
+ unsigned long irqflags;
+ enum pipe pipe;
+
+ if (crtc->pipe != plane->pipe ||
+ !(update_mask & BIT(plane->id)))
+ continue;
+
+ plane_id = plane->id;
+ pipe = plane->pipe;
+
+ spin_lock_irqsave(&dev_priv->uncore.lock, irqflags);
+ plane_ctl = intel_de_read_fw(dev_priv, PLANE_CTL(pipe, plane_id));
+ surf_addr = intel_de_read_fw(dev_priv, PLANE_SURF(pipe, plane_id));
+
+ plane_ctl &= ~PLANE_CTL_ASYNC_FLIP;
+
+ intel_de_write_fw(dev_priv, PLANE_CTL(pipe, plane_id), plane_ctl);
+ intel_de_write_fw(dev_priv, PLANE_SURF(pipe, plane_id), surf_addr);
+ spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags);
+ }
+
+ intel_wait_for_vblank(dev_priv, crtc->pipe);
+}
+
static void intel_pre_plane_update(struct intel_atomic_state *state,
struct intel_crtc *crtc)
{
@@ -6647,6 +6684,15 @@ static void intel_pre_plane_update(struct intel_atomic_state *state,
*/
if (IS_GEN(dev_priv, 2) && planes_disabling(old_crtc_state, new_crtc_state))
intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false);
+
+ /*
+ * WA for platforms where async address update enable bit
+ * is double buffered and only latched at start of vblank.
+ */
+ if (old_crtc_state->uapi.async_flip &&
+ !new_crtc_state->uapi.async_flip &&
+ IS_GEN_RANGE(dev_priv, 9, 10))
+ skl_disable_async_flip_wa(state, crtc, new_crtc_state);
}
static void intel_crtc_disable_planes(struct intel_atomic_state *state,
--
2.22.0
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply related [flat|nested] 54+ messages in thread* [Intel-gfx] [PATCH v9 6/8] drm/i915: WA for platforms with double buffered address update enable bit
@ 2020-09-16 15:08 ` Karthik B S
0 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-16 15:08 UTC (permalink / raw)
To: intel-gfx
Cc: paulo.r.zanoni, michel, dri-devel, daniel.vetter, harry.wentland,
nicholas.kazlauskas
In Gen 9 and Gen 10 platforms, async address update enable bit is
double buffered. Due to this, during the transition from async flip
to sync flip we have to wait until this bit is updated before continuing
with the normal commit for sync flip.
v9: -Rename skl_toggle_async_sync() to skl_disable_async_flip_wa(). (Ville)
-Place the declarations appropriately as per need. (Ville)
-Take the lock before the reg read. (Ville)
-Fix comment and formatting. (Ville)
-Use IS_GEN_RANGE() for gen check. (Ville)
-Move skl_disable_async_flip_wa() to intel_pre_plane_update(). (Ville)
Signed-off-by: Karthik B S <karthik.b.s@intel.com>
Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
---
drivers/gpu/drm/i915/display/intel_display.c | 46 ++++++++++++++++++++
1 file changed, 46 insertions(+)
diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
index 0f0bcbb00c7f..6f6edc581e14 100644
--- a/drivers/gpu/drm/i915/display/intel_display.c
+++ b/drivers/gpu/drm/i915/display/intel_display.c
@@ -6562,6 +6562,43 @@ static void intel_post_plane_update(struct intel_atomic_state *state,
icl_wa_scalerclkgating(dev_priv, pipe, false);
}
+static void skl_disable_async_flip_wa(struct intel_atomic_state *state,
+ struct intel_crtc *crtc,
+ const struct intel_crtc_state *new_crtc_state)
+{
+ struct drm_i915_private *dev_priv = to_i915(state->base.dev);
+ struct intel_plane *plane;
+ struct intel_plane_state *new_plane_state;
+ int i;
+
+ for_each_new_intel_plane_in_state(state, plane, new_plane_state, i) {
+ u32 update_mask = new_crtc_state->update_planes;
+ u32 plane_ctl, surf_addr;
+ enum plane_id plane_id;
+ unsigned long irqflags;
+ enum pipe pipe;
+
+ if (crtc->pipe != plane->pipe ||
+ !(update_mask & BIT(plane->id)))
+ continue;
+
+ plane_id = plane->id;
+ pipe = plane->pipe;
+
+ spin_lock_irqsave(&dev_priv->uncore.lock, irqflags);
+ plane_ctl = intel_de_read_fw(dev_priv, PLANE_CTL(pipe, plane_id));
+ surf_addr = intel_de_read_fw(dev_priv, PLANE_SURF(pipe, plane_id));
+
+ plane_ctl &= ~PLANE_CTL_ASYNC_FLIP;
+
+ intel_de_write_fw(dev_priv, PLANE_CTL(pipe, plane_id), plane_ctl);
+ intel_de_write_fw(dev_priv, PLANE_SURF(pipe, plane_id), surf_addr);
+ spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags);
+ }
+
+ intel_wait_for_vblank(dev_priv, crtc->pipe);
+}
+
static void intel_pre_plane_update(struct intel_atomic_state *state,
struct intel_crtc *crtc)
{
@@ -6647,6 +6684,15 @@ static void intel_pre_plane_update(struct intel_atomic_state *state,
*/
if (IS_GEN(dev_priv, 2) && planes_disabling(old_crtc_state, new_crtc_state))
intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false);
+
+ /*
+ * WA for platforms where async address update enable bit
+ * is double buffered and only latched at start of vblank.
+ */
+ if (old_crtc_state->uapi.async_flip &&
+ !new_crtc_state->uapi.async_flip &&
+ IS_GEN_RANGE(dev_priv, 9, 10))
+ skl_disable_async_flip_wa(state, crtc, new_crtc_state);
}
static void intel_crtc_disable_planes(struct intel_atomic_state *state,
--
2.22.0
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 54+ messages in thread* Re: [PATCH v9 6/8] drm/i915: WA for platforms with double buffered address update enable bit
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
@ 2020-09-18 11:54 ` Ville Syrjälä
-1 siblings, 0 replies; 54+ messages in thread
From: Ville Syrjälä @ 2020-09-18 11:54 UTC (permalink / raw)
To: Karthik B S
Cc: paulo.r.zanoni, michel, dri-devel, nicholas.kazlauskas,
vandita.kulkarni, uma.shankar, daniel.vetter, intel-gfx
On Wed, Sep 16, 2020 at 08:38:22PM +0530, Karthik B S wrote:
> In Gen 9 and Gen 10 platforms, async address update enable bit is
> double buffered. Due to this, during the transition from async flip
> to sync flip we have to wait until this bit is updated before continuing
> with the normal commit for sync flip.
>
> v9: -Rename skl_toggle_async_sync() to skl_disable_async_flip_wa(). (Ville)
> -Place the declarations appropriately as per need. (Ville)
> -Take the lock before the reg read. (Ville)
> -Fix comment and formatting. (Ville)
> -Use IS_GEN_RANGE() for gen check. (Ville)
> -Move skl_disable_async_flip_wa() to intel_pre_plane_update(). (Ville)
>
> Signed-off-by: Karthik B S <karthik.b.s@intel.com>
> Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_display.c | 46 ++++++++++++++++++++
> 1 file changed, 46 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
> index 0f0bcbb00c7f..6f6edc581e14 100644
> --- a/drivers/gpu/drm/i915/display/intel_display.c
> +++ b/drivers/gpu/drm/i915/display/intel_display.c
> @@ -6562,6 +6562,43 @@ static void intel_post_plane_update(struct intel_atomic_state *state,
> icl_wa_scalerclkgating(dev_priv, pipe, false);
> }
>
> +static void skl_disable_async_flip_wa(struct intel_atomic_state *state,
> + struct intel_crtc *crtc,
> + const struct intel_crtc_state *new_crtc_state)
> +{
> + struct drm_i915_private *dev_priv = to_i915(state->base.dev);
> + struct intel_plane *plane;
> + struct intel_plane_state *new_plane_state;
> + int i;
> +
> + for_each_new_intel_plane_in_state(state, plane, new_plane_state, i) {
> + u32 update_mask = new_crtc_state->update_planes;
> + u32 plane_ctl, surf_addr;
> + enum plane_id plane_id;
> + unsigned long irqflags;
> + enum pipe pipe;
> +
> + if (crtc->pipe != plane->pipe ||
> + !(update_mask & BIT(plane->id)))
> + continue;
> +
> + plane_id = plane->id;
> + pipe = plane->pipe;
> +
> + spin_lock_irqsave(&dev_priv->uncore.lock, irqflags);
> + plane_ctl = intel_de_read_fw(dev_priv, PLANE_CTL(pipe, plane_id));
> + surf_addr = intel_de_read_fw(dev_priv, PLANE_SURF(pipe, plane_id));
> +
> + plane_ctl &= ~PLANE_CTL_ASYNC_FLIP;
> +
> + intel_de_write_fw(dev_priv, PLANE_CTL(pipe, plane_id), plane_ctl);
> + intel_de_write_fw(dev_priv, PLANE_SURF(pipe, plane_id), surf_addr);
> + spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags);
> + }
> +
> + intel_wait_for_vblank(dev_priv, crtc->pipe);
> +}
> +
> static void intel_pre_plane_update(struct intel_atomic_state *state,
> struct intel_crtc *crtc)
> {
> @@ -6647,6 +6684,15 @@ static void intel_pre_plane_update(struct intel_atomic_state *state,
> */
> if (IS_GEN(dev_priv, 2) && planes_disabling(old_crtc_state, new_crtc_state))
> intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false);
> +
> + /*
> + * WA for platforms where async address update enable bit
> + * is double buffered and only latched at start of vblank.
> + */
> + if (old_crtc_state->uapi.async_flip &&
> + !new_crtc_state->uapi.async_flip &&
> + IS_GEN_RANGE(dev_priv, 9, 10))
> + skl_disable_async_flip_wa(state, crtc, new_crtc_state);
> }
>
> static void intel_crtc_disable_planes(struct intel_atomic_state *state,
> --
> 2.22.0
--
Ville Syrjälä
Intel
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply [flat|nested] 54+ messages in thread* Re: [Intel-gfx] [PATCH v9 6/8] drm/i915: WA for platforms with double buffered address update enable bit
@ 2020-09-18 11:54 ` Ville Syrjälä
0 siblings, 0 replies; 54+ messages in thread
From: Ville Syrjälä @ 2020-09-18 11:54 UTC (permalink / raw)
To: Karthik B S
Cc: paulo.r.zanoni, michel, dri-devel, nicholas.kazlauskas,
daniel.vetter, harry.wentland, intel-gfx
On Wed, Sep 16, 2020 at 08:38:22PM +0530, Karthik B S wrote:
> In Gen 9 and Gen 10 platforms, async address update enable bit is
> double buffered. Due to this, during the transition from async flip
> to sync flip we have to wait until this bit is updated before continuing
> with the normal commit for sync flip.
>
> v9: -Rename skl_toggle_async_sync() to skl_disable_async_flip_wa(). (Ville)
> -Place the declarations appropriately as per need. (Ville)
> -Take the lock before the reg read. (Ville)
> -Fix comment and formatting. (Ville)
> -Use IS_GEN_RANGE() for gen check. (Ville)
> -Move skl_disable_async_flip_wa() to intel_pre_plane_update(). (Ville)
>
> Signed-off-by: Karthik B S <karthik.b.s@intel.com>
> Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_display.c | 46 ++++++++++++++++++++
> 1 file changed, 46 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
> index 0f0bcbb00c7f..6f6edc581e14 100644
> --- a/drivers/gpu/drm/i915/display/intel_display.c
> +++ b/drivers/gpu/drm/i915/display/intel_display.c
> @@ -6562,6 +6562,43 @@ static void intel_post_plane_update(struct intel_atomic_state *state,
> icl_wa_scalerclkgating(dev_priv, pipe, false);
> }
>
> +static void skl_disable_async_flip_wa(struct intel_atomic_state *state,
> + struct intel_crtc *crtc,
> + const struct intel_crtc_state *new_crtc_state)
> +{
> + struct drm_i915_private *dev_priv = to_i915(state->base.dev);
> + struct intel_plane *plane;
> + struct intel_plane_state *new_plane_state;
> + int i;
> +
> + for_each_new_intel_plane_in_state(state, plane, new_plane_state, i) {
> + u32 update_mask = new_crtc_state->update_planes;
> + u32 plane_ctl, surf_addr;
> + enum plane_id plane_id;
> + unsigned long irqflags;
> + enum pipe pipe;
> +
> + if (crtc->pipe != plane->pipe ||
> + !(update_mask & BIT(plane->id)))
> + continue;
> +
> + plane_id = plane->id;
> + pipe = plane->pipe;
> +
> + spin_lock_irqsave(&dev_priv->uncore.lock, irqflags);
> + plane_ctl = intel_de_read_fw(dev_priv, PLANE_CTL(pipe, plane_id));
> + surf_addr = intel_de_read_fw(dev_priv, PLANE_SURF(pipe, plane_id));
> +
> + plane_ctl &= ~PLANE_CTL_ASYNC_FLIP;
> +
> + intel_de_write_fw(dev_priv, PLANE_CTL(pipe, plane_id), plane_ctl);
> + intel_de_write_fw(dev_priv, PLANE_SURF(pipe, plane_id), surf_addr);
> + spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags);
> + }
> +
> + intel_wait_for_vblank(dev_priv, crtc->pipe);
> +}
> +
> static void intel_pre_plane_update(struct intel_atomic_state *state,
> struct intel_crtc *crtc)
> {
> @@ -6647,6 +6684,15 @@ static void intel_pre_plane_update(struct intel_atomic_state *state,
> */
> if (IS_GEN(dev_priv, 2) && planes_disabling(old_crtc_state, new_crtc_state))
> intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false);
> +
> + /*
> + * WA for platforms where async address update enable bit
> + * is double buffered and only latched at start of vblank.
> + */
> + if (old_crtc_state->uapi.async_flip &&
> + !new_crtc_state->uapi.async_flip &&
> + IS_GEN_RANGE(dev_priv, 9, 10))
> + skl_disable_async_flip_wa(state, crtc, new_crtc_state);
> }
>
> static void intel_crtc_disable_planes(struct intel_atomic_state *state,
> --
> 2.22.0
--
Ville Syrjälä
Intel
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread* Re: [PATCH v9 6/8] drm/i915: WA for platforms with double buffered address update enable bit
2020-09-18 11:54 ` [Intel-gfx] " Ville Syrjälä
@ 2020-09-21 10:53 ` Karthik B S
-1 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-21 10:53 UTC (permalink / raw)
To: Ville Syrjälä
Cc: paulo.r.zanoni, michel, dri-devel, nicholas.kazlauskas,
vandita.kulkarni, uma.shankar, daniel.vetter, intel-gfx
On 9/18/2020 5:24 PM, Ville Syrjälä wrote:
> On Wed, Sep 16, 2020 at 08:38:22PM +0530, Karthik B S wrote:
>> In Gen 9 and Gen 10 platforms, async address update enable bit is
>> double buffered. Due to this, during the transition from async flip
>> to sync flip we have to wait until this bit is updated before continuing
>> with the normal commit for sync flip.
>>
>> v9: -Rename skl_toggle_async_sync() to skl_disable_async_flip_wa(). (Ville)
>> -Place the declarations appropriately as per need. (Ville)
>> -Take the lock before the reg read. (Ville)
>> -Fix comment and formatting. (Ville)
>> -Use IS_GEN_RANGE() for gen check. (Ville)
>> -Move skl_disable_async_flip_wa() to intel_pre_plane_update(). (Ville)
>>
>> Signed-off-by: Karthik B S <karthik.b.s@intel.com>
>> Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
>
> Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Thanks for the RB.
Thanks,
Karthik.B.S
>
>> ---
>> drivers/gpu/drm/i915/display/intel_display.c | 46 ++++++++++++++++++++
>> 1 file changed, 46 insertions(+)
>>
>> diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
>> index 0f0bcbb00c7f..6f6edc581e14 100644
>> --- a/drivers/gpu/drm/i915/display/intel_display.c
>> +++ b/drivers/gpu/drm/i915/display/intel_display.c
>> @@ -6562,6 +6562,43 @@ static void intel_post_plane_update(struct intel_atomic_state *state,
>> icl_wa_scalerclkgating(dev_priv, pipe, false);
>> }
>>
>> +static void skl_disable_async_flip_wa(struct intel_atomic_state *state,
>> + struct intel_crtc *crtc,
>> + const struct intel_crtc_state *new_crtc_state)
>> +{
>> + struct drm_i915_private *dev_priv = to_i915(state->base.dev);
>> + struct intel_plane *plane;
>> + struct intel_plane_state *new_plane_state;
>> + int i;
>> +
>> + for_each_new_intel_plane_in_state(state, plane, new_plane_state, i) {
>> + u32 update_mask = new_crtc_state->update_planes;
>> + u32 plane_ctl, surf_addr;
>> + enum plane_id plane_id;
>> + unsigned long irqflags;
>> + enum pipe pipe;
>> +
>> + if (crtc->pipe != plane->pipe ||
>> + !(update_mask & BIT(plane->id)))
>> + continue;
>> +
>> + plane_id = plane->id;
>> + pipe = plane->pipe;
>> +
>> + spin_lock_irqsave(&dev_priv->uncore.lock, irqflags);
>> + plane_ctl = intel_de_read_fw(dev_priv, PLANE_CTL(pipe, plane_id));
>> + surf_addr = intel_de_read_fw(dev_priv, PLANE_SURF(pipe, plane_id));
>> +
>> + plane_ctl &= ~PLANE_CTL_ASYNC_FLIP;
>> +
>> + intel_de_write_fw(dev_priv, PLANE_CTL(pipe, plane_id), plane_ctl);
>> + intel_de_write_fw(dev_priv, PLANE_SURF(pipe, plane_id), surf_addr);
>> + spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags);
>> + }
>> +
>> + intel_wait_for_vblank(dev_priv, crtc->pipe);
>> +}
>> +
>> static void intel_pre_plane_update(struct intel_atomic_state *state,
>> struct intel_crtc *crtc)
>> {
>> @@ -6647,6 +6684,15 @@ static void intel_pre_plane_update(struct intel_atomic_state *state,
>> */
>> if (IS_GEN(dev_priv, 2) && planes_disabling(old_crtc_state, new_crtc_state))
>> intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false);
>> +
>> + /*
>> + * WA for platforms where async address update enable bit
>> + * is double buffered and only latched at start of vblank.
>> + */
>> + if (old_crtc_state->uapi.async_flip &&
>> + !new_crtc_state->uapi.async_flip &&
>> + IS_GEN_RANGE(dev_priv, 9, 10))
>> + skl_disable_async_flip_wa(state, crtc, new_crtc_state);
>> }
>>
>> static void intel_crtc_disable_planes(struct intel_atomic_state *state,
>> --
>> 2.22.0
>
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply [flat|nested] 54+ messages in thread* Re: [Intel-gfx] [PATCH v9 6/8] drm/i915: WA for platforms with double buffered address update enable bit
@ 2020-09-21 10:53 ` Karthik B S
0 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-21 10:53 UTC (permalink / raw)
To: Ville Syrjälä
Cc: paulo.r.zanoni, michel, dri-devel, nicholas.kazlauskas,
daniel.vetter, harry.wentland, intel-gfx
On 9/18/2020 5:24 PM, Ville Syrjälä wrote:
> On Wed, Sep 16, 2020 at 08:38:22PM +0530, Karthik B S wrote:
>> In Gen 9 and Gen 10 platforms, async address update enable bit is
>> double buffered. Due to this, during the transition from async flip
>> to sync flip we have to wait until this bit is updated before continuing
>> with the normal commit for sync flip.
>>
>> v9: -Rename skl_toggle_async_sync() to skl_disable_async_flip_wa(). (Ville)
>> -Place the declarations appropriately as per need. (Ville)
>> -Take the lock before the reg read. (Ville)
>> -Fix comment and formatting. (Ville)
>> -Use IS_GEN_RANGE() for gen check. (Ville)
>> -Move skl_disable_async_flip_wa() to intel_pre_plane_update(). (Ville)
>>
>> Signed-off-by: Karthik B S <karthik.b.s@intel.com>
>> Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
>
> Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Thanks for the RB.
Thanks,
Karthik.B.S
>
>> ---
>> drivers/gpu/drm/i915/display/intel_display.c | 46 ++++++++++++++++++++
>> 1 file changed, 46 insertions(+)
>>
>> diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
>> index 0f0bcbb00c7f..6f6edc581e14 100644
>> --- a/drivers/gpu/drm/i915/display/intel_display.c
>> +++ b/drivers/gpu/drm/i915/display/intel_display.c
>> @@ -6562,6 +6562,43 @@ static void intel_post_plane_update(struct intel_atomic_state *state,
>> icl_wa_scalerclkgating(dev_priv, pipe, false);
>> }
>>
>> +static void skl_disable_async_flip_wa(struct intel_atomic_state *state,
>> + struct intel_crtc *crtc,
>> + const struct intel_crtc_state *new_crtc_state)
>> +{
>> + struct drm_i915_private *dev_priv = to_i915(state->base.dev);
>> + struct intel_plane *plane;
>> + struct intel_plane_state *new_plane_state;
>> + int i;
>> +
>> + for_each_new_intel_plane_in_state(state, plane, new_plane_state, i) {
>> + u32 update_mask = new_crtc_state->update_planes;
>> + u32 plane_ctl, surf_addr;
>> + enum plane_id plane_id;
>> + unsigned long irqflags;
>> + enum pipe pipe;
>> +
>> + if (crtc->pipe != plane->pipe ||
>> + !(update_mask & BIT(plane->id)))
>> + continue;
>> +
>> + plane_id = plane->id;
>> + pipe = plane->pipe;
>> +
>> + spin_lock_irqsave(&dev_priv->uncore.lock, irqflags);
>> + plane_ctl = intel_de_read_fw(dev_priv, PLANE_CTL(pipe, plane_id));
>> + surf_addr = intel_de_read_fw(dev_priv, PLANE_SURF(pipe, plane_id));
>> +
>> + plane_ctl &= ~PLANE_CTL_ASYNC_FLIP;
>> +
>> + intel_de_write_fw(dev_priv, PLANE_CTL(pipe, plane_id), plane_ctl);
>> + intel_de_write_fw(dev_priv, PLANE_SURF(pipe, plane_id), surf_addr);
>> + spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags);
>> + }
>> +
>> + intel_wait_for_vblank(dev_priv, crtc->pipe);
>> +}
>> +
>> static void intel_pre_plane_update(struct intel_atomic_state *state,
>> struct intel_crtc *crtc)
>> {
>> @@ -6647,6 +6684,15 @@ static void intel_pre_plane_update(struct intel_atomic_state *state,
>> */
>> if (IS_GEN(dev_priv, 2) && planes_disabling(old_crtc_state, new_crtc_state))
>> intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false);
>> +
>> + /*
>> + * WA for platforms where async address update enable bit
>> + * is double buffered and only latched at start of vblank.
>> + */
>> + if (old_crtc_state->uapi.async_flip &&
>> + !new_crtc_state->uapi.async_flip &&
>> + IS_GEN_RANGE(dev_priv, 9, 10))
>> + skl_disable_async_flip_wa(state, crtc, new_crtc_state);
>> }
>>
>> static void intel_crtc_disable_planes(struct intel_atomic_state *state,
>> --
>> 2.22.0
>
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread
* [PATCH v9 7/8] Documentation/gpu: Add asynchronous flip documentation for i915
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
@ 2020-09-16 15:08 ` Karthik B S
-1 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-16 15:08 UTC (permalink / raw)
To: intel-gfx
Cc: paulo.r.zanoni, michel, Karthik B S, dri-devel, vandita.kulkarni,
uma.shankar, daniel.vetter, nicholas.kazlauskas
Add the details of the implementation of asynchronous flips for i915.
v7: -Rebased.
v8: -Rebased.
v9: -Rebased.
Signed-off-by: Karthik B S <karthik.b.s@intel.com>
Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
---
Documentation/gpu/i915.rst | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/Documentation/gpu/i915.rst b/Documentation/gpu/i915.rst
index 33cc6ddf8f64..84ead508f7ad 100644
--- a/Documentation/gpu/i915.rst
+++ b/Documentation/gpu/i915.rst
@@ -118,6 +118,12 @@ Atomic Plane Helpers
.. kernel-doc:: drivers/gpu/drm/i915/display/intel_atomic_plane.c
:internal:
+Asynchronous Page Flip
+----------------------
+
+.. kernel-doc:: drivers/gpu/drm/i915/display/intel_display.c
+ :doc: asynchronous flip implementation
+
Output Probing
--------------
--
2.22.0
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply related [flat|nested] 54+ messages in thread* [Intel-gfx] [PATCH v9 7/8] Documentation/gpu: Add asynchronous flip documentation for i915
@ 2020-09-16 15:08 ` Karthik B S
0 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-16 15:08 UTC (permalink / raw)
To: intel-gfx
Cc: paulo.r.zanoni, michel, dri-devel, daniel.vetter, harry.wentland,
nicholas.kazlauskas
Add the details of the implementation of asynchronous flips for i915.
v7: -Rebased.
v8: -Rebased.
v9: -Rebased.
Signed-off-by: Karthik B S <karthik.b.s@intel.com>
Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
---
Documentation/gpu/i915.rst | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/Documentation/gpu/i915.rst b/Documentation/gpu/i915.rst
index 33cc6ddf8f64..84ead508f7ad 100644
--- a/Documentation/gpu/i915.rst
+++ b/Documentation/gpu/i915.rst
@@ -118,6 +118,12 @@ Atomic Plane Helpers
.. kernel-doc:: drivers/gpu/drm/i915/display/intel_atomic_plane.c
:internal:
+Asynchronous Page Flip
+----------------------
+
+.. kernel-doc:: drivers/gpu/drm/i915/display/intel_display.c
+ :doc: asynchronous flip implementation
+
Output Probing
--------------
--
2.22.0
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 54+ messages in thread* Re: [PATCH v9 7/8] Documentation/gpu: Add asynchronous flip documentation for i915
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
@ 2020-09-18 11:58 ` Ville Syrjälä
-1 siblings, 0 replies; 54+ messages in thread
From: Ville Syrjälä @ 2020-09-18 11:58 UTC (permalink / raw)
To: Karthik B S
Cc: paulo.r.zanoni, michel, dri-devel, nicholas.kazlauskas,
vandita.kulkarni, uma.shankar, daniel.vetter, intel-gfx
On Wed, Sep 16, 2020 at 08:38:23PM +0530, Karthik B S wrote:
> Add the details of the implementation of asynchronous flips for i915.
>
> v7: -Rebased.
>
> v8: -Rebased.
>
> v9: -Rebased.
>
> Signed-off-by: Karthik B S <karthik.b.s@intel.com>
> Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
> ---
> Documentation/gpu/i915.rst | 6 ++++++
> 1 file changed, 6 insertions(+)
>
> diff --git a/Documentation/gpu/i915.rst b/Documentation/gpu/i915.rst
> index 33cc6ddf8f64..84ead508f7ad 100644
> --- a/Documentation/gpu/i915.rst
> +++ b/Documentation/gpu/i915.rst
> @@ -118,6 +118,12 @@ Atomic Plane Helpers
> .. kernel-doc:: drivers/gpu/drm/i915/display/intel_atomic_plane.c
> :internal:
>
> +Asynchronous Page Flip
> +----------------------
> +
> +.. kernel-doc:: drivers/gpu/drm/i915/display/intel_display.c
> + :doc: asynchronous flip implementation
A bit weird having this in one patch but the actual docs in the other.
I guess just squash them together, or extract the docs from the other
patch into this one?
Either way
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> +
> Output Probing
> --------------
>
> --
> 2.22.0
--
Ville Syrjälä
Intel
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply [flat|nested] 54+ messages in thread
* Re: [Intel-gfx] [PATCH v9 7/8] Documentation/gpu: Add asynchronous flip documentation for i915
@ 2020-09-18 11:58 ` Ville Syrjälä
0 siblings, 0 replies; 54+ messages in thread
From: Ville Syrjälä @ 2020-09-18 11:58 UTC (permalink / raw)
To: Karthik B S
Cc: paulo.r.zanoni, michel, dri-devel, nicholas.kazlauskas,
daniel.vetter, harry.wentland, intel-gfx
On Wed, Sep 16, 2020 at 08:38:23PM +0530, Karthik B S wrote:
> Add the details of the implementation of asynchronous flips for i915.
>
> v7: -Rebased.
>
> v8: -Rebased.
>
> v9: -Rebased.
>
> Signed-off-by: Karthik B S <karthik.b.s@intel.com>
> Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
> ---
> Documentation/gpu/i915.rst | 6 ++++++
> 1 file changed, 6 insertions(+)
>
> diff --git a/Documentation/gpu/i915.rst b/Documentation/gpu/i915.rst
> index 33cc6ddf8f64..84ead508f7ad 100644
> --- a/Documentation/gpu/i915.rst
> +++ b/Documentation/gpu/i915.rst
> @@ -118,6 +118,12 @@ Atomic Plane Helpers
> .. kernel-doc:: drivers/gpu/drm/i915/display/intel_atomic_plane.c
> :internal:
>
> +Asynchronous Page Flip
> +----------------------
> +
> +.. kernel-doc:: drivers/gpu/drm/i915/display/intel_display.c
> + :doc: asynchronous flip implementation
A bit weird having this in one patch but the actual docs in the other.
I guess just squash them together, or extract the docs from the other
patch into this one?
Either way
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> +
> Output Probing
> --------------
>
> --
> 2.22.0
--
Ville Syrjälä
Intel
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread
* Re: [PATCH v9 7/8] Documentation/gpu: Add asynchronous flip documentation for i915
2020-09-18 11:58 ` [Intel-gfx] " Ville Syrjälä
@ 2020-09-21 10:55 ` Karthik B S
-1 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-21 10:55 UTC (permalink / raw)
To: Ville Syrjälä
Cc: paulo.r.zanoni, michel, dri-devel, nicholas.kazlauskas,
vandita.kulkarni, uma.shankar, daniel.vetter, intel-gfx
On 9/18/2020 5:28 PM, Ville Syrjälä wrote:
> On Wed, Sep 16, 2020 at 08:38:23PM +0530, Karthik B S wrote:
>> Add the details of the implementation of asynchronous flips for i915.
>>
>> v7: -Rebased.
>>
>> v8: -Rebased.
>>
>> v9: -Rebased.
>>
>> Signed-off-by: Karthik B S <karthik.b.s@intel.com>
>> Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
>> ---
>> Documentation/gpu/i915.rst | 6 ++++++
>> 1 file changed, 6 insertions(+)
>>
>> diff --git a/Documentation/gpu/i915.rst b/Documentation/gpu/i915.rst
>> index 33cc6ddf8f64..84ead508f7ad 100644
>> --- a/Documentation/gpu/i915.rst
>> +++ b/Documentation/gpu/i915.rst
>> @@ -118,6 +118,12 @@ Atomic Plane Helpers
>> .. kernel-doc:: drivers/gpu/drm/i915/display/intel_atomic_plane.c
>> :internal:
>>
>> +Asynchronous Page Flip
>> +----------------------
>> +
>> +.. kernel-doc:: drivers/gpu/drm/i915/display/intel_display.c
>> + :doc: asynchronous flip implementation
>
> A bit weird having this in one patch but the actual docs in the other.
> I guess just squash them together, or extract the docs from the other
> patch into this one?
>
Thanks for the review.
Sure, I'll move all the doc changes to this patch.
> Either way
> Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
Thanks,
Karthik.B.S
>> +
>> Output Probing
>> --------------
>>
>> --
>> 2.22.0
>
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply [flat|nested] 54+ messages in thread
* Re: [Intel-gfx] [PATCH v9 7/8] Documentation/gpu: Add asynchronous flip documentation for i915
@ 2020-09-21 10:55 ` Karthik B S
0 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-21 10:55 UTC (permalink / raw)
To: Ville Syrjälä
Cc: paulo.r.zanoni, michel, dri-devel, nicholas.kazlauskas,
daniel.vetter, harry.wentland, intel-gfx
On 9/18/2020 5:28 PM, Ville Syrjälä wrote:
> On Wed, Sep 16, 2020 at 08:38:23PM +0530, Karthik B S wrote:
>> Add the details of the implementation of asynchronous flips for i915.
>>
>> v7: -Rebased.
>>
>> v8: -Rebased.
>>
>> v9: -Rebased.
>>
>> Signed-off-by: Karthik B S <karthik.b.s@intel.com>
>> Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
>> ---
>> Documentation/gpu/i915.rst | 6 ++++++
>> 1 file changed, 6 insertions(+)
>>
>> diff --git a/Documentation/gpu/i915.rst b/Documentation/gpu/i915.rst
>> index 33cc6ddf8f64..84ead508f7ad 100644
>> --- a/Documentation/gpu/i915.rst
>> +++ b/Documentation/gpu/i915.rst
>> @@ -118,6 +118,12 @@ Atomic Plane Helpers
>> .. kernel-doc:: drivers/gpu/drm/i915/display/intel_atomic_plane.c
>> :internal:
>>
>> +Asynchronous Page Flip
>> +----------------------
>> +
>> +.. kernel-doc:: drivers/gpu/drm/i915/display/intel_display.c
>> + :doc: asynchronous flip implementation
>
> A bit weird having this in one patch but the actual docs in the other.
> I guess just squash them together, or extract the docs from the other
> patch into this one?
>
Thanks for the review.
Sure, I'll move all the doc changes to this patch.
> Either way
> Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
Thanks,
Karthik.B.S
>> +
>> Output Probing
>> --------------
>>
>> --
>> 2.22.0
>
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread
* [PATCH v9 8/8] drm/i915: Enable async flips in i915
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
@ 2020-09-16 15:08 ` Karthik B S
-1 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-16 15:08 UTC (permalink / raw)
To: intel-gfx
Cc: paulo.r.zanoni, michel, Karthik B S, dri-devel, vandita.kulkarni,
uma.shankar, daniel.vetter, nicholas.kazlauskas
Enable asynchronous flips in i915 for gen9+ platforms.
v2: -Async flip enablement should be a stand alone patch (Paulo)
v3: -Move the patch to the end of the series (Paulo)
v4: -Rebased.
v5: -Rebased.
v6: -Rebased.
v7: -Rebased.
v8: -Rebased.
v9: -Rebased.
Signed-off-by: Karthik B S <karthik.b.s@intel.com>
Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
---
drivers/gpu/drm/i915/display/intel_display.c | 3 +++
1 file changed, 3 insertions(+)
diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
index 6f6edc581e14..e31abf5f1a9d 100644
--- a/drivers/gpu/drm/i915/display/intel_display.c
+++ b/drivers/gpu/drm/i915/display/intel_display.c
@@ -18021,6 +18021,9 @@ static void intel_mode_config_init(struct drm_i915_private *i915)
mode_config->funcs = &intel_mode_funcs;
+ if (INTEL_GEN(i915) >= 9)
+ mode_config->async_page_flip = true;
+
/*
* Maximum framebuffer dimensions, chosen to match
* the maximum render engine surface size on gen4+.
--
2.22.0
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply related [flat|nested] 54+ messages in thread
* [Intel-gfx] [PATCH v9 8/8] drm/i915: Enable async flips in i915
@ 2020-09-16 15:08 ` Karthik B S
0 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-16 15:08 UTC (permalink / raw)
To: intel-gfx
Cc: paulo.r.zanoni, michel, dri-devel, daniel.vetter, harry.wentland,
nicholas.kazlauskas
Enable asynchronous flips in i915 for gen9+ platforms.
v2: -Async flip enablement should be a stand alone patch (Paulo)
v3: -Move the patch to the end of the series (Paulo)
v4: -Rebased.
v5: -Rebased.
v6: -Rebased.
v7: -Rebased.
v8: -Rebased.
v9: -Rebased.
Signed-off-by: Karthik B S <karthik.b.s@intel.com>
Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
---
drivers/gpu/drm/i915/display/intel_display.c | 3 +++
1 file changed, 3 insertions(+)
diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
index 6f6edc581e14..e31abf5f1a9d 100644
--- a/drivers/gpu/drm/i915/display/intel_display.c
+++ b/drivers/gpu/drm/i915/display/intel_display.c
@@ -18021,6 +18021,9 @@ static void intel_mode_config_init(struct drm_i915_private *i915)
mode_config->funcs = &intel_mode_funcs;
+ if (INTEL_GEN(i915) >= 9)
+ mode_config->async_page_flip = true;
+
/*
* Maximum framebuffer dimensions, chosen to match
* the maximum render engine surface size on gen4+.
--
2.22.0
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 54+ messages in thread
* Re: [PATCH v9 8/8] drm/i915: Enable async flips in i915
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
@ 2020-09-18 12:03 ` Ville Syrjälä
-1 siblings, 0 replies; 54+ messages in thread
From: Ville Syrjälä @ 2020-09-18 12:03 UTC (permalink / raw)
To: Karthik B S
Cc: paulo.r.zanoni, michel, dri-devel, nicholas.kazlauskas,
vandita.kulkarni, uma.shankar, daniel.vetter, intel-gfx
On Wed, Sep 16, 2020 at 08:38:24PM +0530, Karthik B S wrote:
> Enable asynchronous flips in i915 for gen9+ platforms.
>
> v2: -Async flip enablement should be a stand alone patch (Paulo)
>
> v3: -Move the patch to the end of the series (Paulo)
>
> v4: -Rebased.
>
> v5: -Rebased.
>
> v6: -Rebased.
>
> v7: -Rebased.
>
> v8: -Rebased.
>
> v9: -Rebased.
>
> Signed-off-by: Karthik B S <karthik.b.s@intel.com>
> Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_display.c | 3 +++
> 1 file changed, 3 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
> index 6f6edc581e14..e31abf5f1a9d 100644
> --- a/drivers/gpu/drm/i915/display/intel_display.c
> +++ b/drivers/gpu/drm/i915/display/intel_display.c
> @@ -18021,6 +18021,9 @@ static void intel_mode_config_init(struct drm_i915_private *i915)
>
> mode_config->funcs = &intel_mode_funcs;
>
> + if (INTEL_GEN(i915) >= 9)
> + mode_config->async_page_flip = true;
> +
Should have all we need for those platforms I think.
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
The followup to enable it for ilk+ would require a slight change to
bump X-tiled surface alignment to 256KiB. Apart from the actual regiser
smashing part that should be all we need really.
Oh, and the double buffer bit w/a will also be needed on bdw.
I've now tested snb/ivb/hsw/bdw and only bdw needs it. I guess
that's not entirely unsurpising since bdw did introduce one other
fail for the flip done interrupt (the interupt fires immediately
when the plane was disabled, so can't use flip done to determine
when the plane has actually become visible). Fortunately that
other fail should have no impact on using it for async flip
completion.
> /*
> * Maximum framebuffer dimensions, chosen to match
> * the maximum render engine surface size on gen4+.
> --
> 2.22.0
--
Ville Syrjälä
Intel
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply [flat|nested] 54+ messages in thread
* Re: [Intel-gfx] [PATCH v9 8/8] drm/i915: Enable async flips in i915
@ 2020-09-18 12:03 ` Ville Syrjälä
0 siblings, 0 replies; 54+ messages in thread
From: Ville Syrjälä @ 2020-09-18 12:03 UTC (permalink / raw)
To: Karthik B S
Cc: paulo.r.zanoni, michel, dri-devel, nicholas.kazlauskas,
daniel.vetter, harry.wentland, intel-gfx
On Wed, Sep 16, 2020 at 08:38:24PM +0530, Karthik B S wrote:
> Enable asynchronous flips in i915 for gen9+ platforms.
>
> v2: -Async flip enablement should be a stand alone patch (Paulo)
>
> v3: -Move the patch to the end of the series (Paulo)
>
> v4: -Rebased.
>
> v5: -Rebased.
>
> v6: -Rebased.
>
> v7: -Rebased.
>
> v8: -Rebased.
>
> v9: -Rebased.
>
> Signed-off-by: Karthik B S <karthik.b.s@intel.com>
> Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_display.c | 3 +++
> 1 file changed, 3 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
> index 6f6edc581e14..e31abf5f1a9d 100644
> --- a/drivers/gpu/drm/i915/display/intel_display.c
> +++ b/drivers/gpu/drm/i915/display/intel_display.c
> @@ -18021,6 +18021,9 @@ static void intel_mode_config_init(struct drm_i915_private *i915)
>
> mode_config->funcs = &intel_mode_funcs;
>
> + if (INTEL_GEN(i915) >= 9)
> + mode_config->async_page_flip = true;
> +
Should have all we need for those platforms I think.
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
The followup to enable it for ilk+ would require a slight change to
bump X-tiled surface alignment to 256KiB. Apart from the actual regiser
smashing part that should be all we need really.
Oh, and the double buffer bit w/a will also be needed on bdw.
I've now tested snb/ivb/hsw/bdw and only bdw needs it. I guess
that's not entirely unsurpising since bdw did introduce one other
fail for the flip done interrupt (the interupt fires immediately
when the plane was disabled, so can't use flip done to determine
when the plane has actually become visible). Fortunately that
other fail should have no impact on using it for async flip
completion.
> /*
> * Maximum framebuffer dimensions, chosen to match
> * the maximum render engine surface size on gen4+.
> --
> 2.22.0
--
Ville Syrjälä
Intel
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread
* Re: [PATCH v9 8/8] drm/i915: Enable async flips in i915
2020-09-18 12:03 ` [Intel-gfx] " Ville Syrjälä
@ 2020-09-21 10:59 ` Karthik B S
-1 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-21 10:59 UTC (permalink / raw)
To: Ville Syrjälä
Cc: paulo.r.zanoni, michel, dri-devel, nicholas.kazlauskas,
vandita.kulkarni, uma.shankar, daniel.vetter, intel-gfx
On 9/18/2020 5:33 PM, Ville Syrjälä wrote:
> On Wed, Sep 16, 2020 at 08:38:24PM +0530, Karthik B S wrote:
>> Enable asynchronous flips in i915 for gen9+ platforms.
>>
>> v2: -Async flip enablement should be a stand alone patch (Paulo)
>>
>> v3: -Move the patch to the end of the series (Paulo)
>>
>> v4: -Rebased.
>>
>> v5: -Rebased.
>>
>> v6: -Rebased.
>>
>> v7: -Rebased.
>>
>> v8: -Rebased.
>>
>> v9: -Rebased.
>>
>> Signed-off-by: Karthik B S <karthik.b.s@intel.com>
>> Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
>> ---
>> drivers/gpu/drm/i915/display/intel_display.c | 3 +++
>> 1 file changed, 3 insertions(+)
>>
>> diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
>> index 6f6edc581e14..e31abf5f1a9d 100644
>> --- a/drivers/gpu/drm/i915/display/intel_display.c
>> +++ b/drivers/gpu/drm/i915/display/intel_display.c
>> @@ -18021,6 +18021,9 @@ static void intel_mode_config_init(struct drm_i915_private *i915)
>>
>> mode_config->funcs = &intel_mode_funcs;
>>
>> + if (INTEL_GEN(i915) >= 9)
>> + mode_config->async_page_flip = true;
>> +
>
> Should have all we need for those platforms I think.
>
> Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
Thanks for the RB.
> The followup to enable it for ilk+ would require a slight change to
> bump X-tiled surface alignment to 256KiB. Apart from the actual regiser
> smashing part that should be all we need really.
>
> Oh, and the double buffer bit w/a will also be needed on bdw.
> I've now tested snb/ivb/hsw/bdw and only bdw needs it. I guess
> that's not entirely unsurpising since bdw did introduce one other
> fail for the flip done interrupt (the interupt fires immediately
> when the plane was disabled, so can't use flip done to determine
> when the plane has actually become visible). Fortunately that
> other fail should have no impact on using it for async flip
> completion.
>
Sure I'll make the mentioned changes in the followup patches to enable
async flip for ilk+ platforms.
Thanks,
Karthik.B.S
>> /*
>> * Maximum framebuffer dimensions, chosen to match
>> * the maximum render engine surface size on gen4+.
>> --
>> 2.22.0
>
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply [flat|nested] 54+ messages in thread
* Re: [Intel-gfx] [PATCH v9 8/8] drm/i915: Enable async flips in i915
@ 2020-09-21 10:59 ` Karthik B S
0 siblings, 0 replies; 54+ messages in thread
From: Karthik B S @ 2020-09-21 10:59 UTC (permalink / raw)
To: Ville Syrjälä
Cc: paulo.r.zanoni, michel, dri-devel, nicholas.kazlauskas,
daniel.vetter, harry.wentland, intel-gfx
On 9/18/2020 5:33 PM, Ville Syrjälä wrote:
> On Wed, Sep 16, 2020 at 08:38:24PM +0530, Karthik B S wrote:
>> Enable asynchronous flips in i915 for gen9+ platforms.
>>
>> v2: -Async flip enablement should be a stand alone patch (Paulo)
>>
>> v3: -Move the patch to the end of the series (Paulo)
>>
>> v4: -Rebased.
>>
>> v5: -Rebased.
>>
>> v6: -Rebased.
>>
>> v7: -Rebased.
>>
>> v8: -Rebased.
>>
>> v9: -Rebased.
>>
>> Signed-off-by: Karthik B S <karthik.b.s@intel.com>
>> Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
>> ---
>> drivers/gpu/drm/i915/display/intel_display.c | 3 +++
>> 1 file changed, 3 insertions(+)
>>
>> diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
>> index 6f6edc581e14..e31abf5f1a9d 100644
>> --- a/drivers/gpu/drm/i915/display/intel_display.c
>> +++ b/drivers/gpu/drm/i915/display/intel_display.c
>> @@ -18021,6 +18021,9 @@ static void intel_mode_config_init(struct drm_i915_private *i915)
>>
>> mode_config->funcs = &intel_mode_funcs;
>>
>> + if (INTEL_GEN(i915) >= 9)
>> + mode_config->async_page_flip = true;
>> +
>
> Should have all we need for those platforms I think.
>
> Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
Thanks for the RB.
> The followup to enable it for ilk+ would require a slight change to
> bump X-tiled surface alignment to 256KiB. Apart from the actual regiser
> smashing part that should be all we need really.
>
> Oh, and the double buffer bit w/a will also be needed on bdw.
> I've now tested snb/ivb/hsw/bdw and only bdw needs it. I guess
> that's not entirely unsurpising since bdw did introduce one other
> fail for the flip done interrupt (the interupt fires immediately
> when the plane was disabled, so can't use flip done to determine
> when the plane has actually become visible). Fortunately that
> other fail should have no impact on using it for async flip
> completion.
>
Sure I'll make the mentioned changes in the followup patches to enable
async flip for ilk+ platforms.
Thanks,
Karthik.B.S
>> /*
>> * Maximum framebuffer dimensions, chosen to match
>> * the maximum render engine surface size on gen4+.
>> --
>> 2.22.0
>
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread
* [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Asynchronous flip implementation for i915 (rev9)
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
` (8 preceding siblings ...)
(?)
@ 2020-09-16 15:46 ` Patchwork
-1 siblings, 0 replies; 54+ messages in thread
From: Patchwork @ 2020-09-16 15:46 UTC (permalink / raw)
To: Karthik B S; +Cc: intel-gfx
== Series Details ==
Series: Asynchronous flip implementation for i915 (rev9)
URL : https://patchwork.freedesktop.org/series/74386/
State : warning
== Summary ==
$ dim checkpatch origin/drm-tip
ed031e0bb186 drm/i915: Add enable/disable flip done and flip done handler
bd5ec737f6d0 drm/i915: Add support for async flips in I915
50aacb3faacb drm/i915: Add checks specific to async flips
-:125: CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#125: FILE: drivers/gpu/drm/i915/display/intel_display.c:14949:
+ if (!(new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_X_TILED ||
+ new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_Y_TILED ||
total: 0 errors, 0 warnings, 1 checks, 149 lines checked
84389a4b6626 drm/i915: Do not call drm_crtc_arm_vblank_event in async flips
9dfc7c3c5cc6 drm/i915: Add dedicated plane hook for async flip case
706158a5c86e drm/i915: WA for platforms with double buffered address update enable bit
f309aae00a01 Documentation/gpu: Add asynchronous flip documentation for i915
de58069a8dde drm/i915: Enable async flips in i915
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread* [Intel-gfx] ✗ Fi.CI.SPARSE: warning for Asynchronous flip implementation for i915 (rev9)
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
` (9 preceding siblings ...)
(?)
@ 2020-09-16 15:48 ` Patchwork
-1 siblings, 0 replies; 54+ messages in thread
From: Patchwork @ 2020-09-16 15:48 UTC (permalink / raw)
To: Karthik B S; +Cc: intel-gfx
== Series Details ==
Series: Asynchronous flip implementation for i915 (rev9)
URL : https://patchwork.freedesktop.org/series/74386/
State : warning
== Summary ==
$ dim sparse --fast origin/drm-tip
Sparse version: v0.6.2
Fast mode used, each commit won't be checked separately.
-
+drivers/gpu/drm/i915/gt/intel_reset.c:1311:5: warning: context imbalance in 'intel_gt_reset_trylock' - different lock contexts for basic block
+drivers/gpu/drm/i915/gvt/mmio.c:290:23: warning: memcpy with byte count of 279040
+drivers/gpu/drm/i915/i915_perf.c:1440:15: warning: memset with byte count of 16777216
+drivers/gpu/drm/i915/i915_perf.c:1494:15: warning: memset with byte count of 16777216
+./include/linux/seqlock.h:752:24: warning: trying to copy expression type 31
+./include/linux/seqlock.h:778:16: warning: trying to copy expression type 31
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'fwtable_read16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'fwtable_read32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'fwtable_read64' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'fwtable_read8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'fwtable_write16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'fwtable_write32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'fwtable_write8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen11_fwtable_read16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen11_fwtable_read32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen11_fwtable_read64' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen11_fwtable_read8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen11_fwtable_write16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen11_fwtable_write32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen11_fwtable_write8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen12_fwtable_read16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen12_fwtable_read32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen12_fwtable_read64' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen12_fwtable_read8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen12_fwtable_write16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen12_fwtable_write32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen12_fwtable_write8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen6_read16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen6_read32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen6_read64' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen6_read8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen6_write16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen6_write32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen6_write8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen8_write16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen8_write32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen8_write8' - different lock contexts for basic block
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread* [Intel-gfx] ✓ Fi.CI.BAT: success for Asynchronous flip implementation for i915 (rev9)
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
` (10 preceding siblings ...)
(?)
@ 2020-09-16 16:11 ` Patchwork
-1 siblings, 0 replies; 54+ messages in thread
From: Patchwork @ 2020-09-16 16:11 UTC (permalink / raw)
To: Karthik B S; +Cc: intel-gfx
[-- Attachment #1.1: Type: text/plain, Size: 8071 bytes --]
== Series Details ==
Series: Asynchronous flip implementation for i915 (rev9)
URL : https://patchwork.freedesktop.org/series/74386/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_9019 -> Patchwork_18513
====================================================
Summary
-------
**SUCCESS**
No regressions found.
External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/index.html
Known issues
------------
Here are the changes found in Patchwork_18513 that come from known issues:
### IGT changes ###
#### Issues hit ####
* igt@kms_flip@basic-plain-flip@b-edp1:
- fi-bsw-kefka: [PASS][1] -> [DMESG-WARN][2] ([i915#1982])
[1]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/fi-bsw-kefka/igt@kms_flip@basic-plain-flip@b-edp1.html
[2]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/fi-bsw-kefka/igt@kms_flip@basic-plain-flip@b-edp1.html
* igt@kms_pipe_crc_basic@read-crc-pipe-c:
- fi-tgl-y: [PASS][3] -> [DMESG-WARN][4] ([i915#1982])
[3]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/fi-tgl-y/igt@kms_pipe_crc_basic@read-crc-pipe-c.html
[4]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/fi-tgl-y/igt@kms_pipe_crc_basic@read-crc-pipe-c.html
* igt@vgem_basic@sysfs:
- fi-tgl-y: [PASS][5] -> [DMESG-WARN][6] ([i915#402]) +1 similar issue
[5]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/fi-tgl-y/igt@vgem_basic@sysfs.html
[6]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/fi-tgl-y/igt@vgem_basic@sysfs.html
* igt@vgem_basic@unload:
- fi-skl-guc: [PASS][7] -> [DMESG-WARN][8] ([i915#2203])
[7]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/fi-skl-guc/igt@vgem_basic@unload.html
[8]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/fi-skl-guc/igt@vgem_basic@unload.html
- fi-kbl-x1275: [PASS][9] -> [DMESG-WARN][10] ([i915#62] / [i915#92])
[9]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/fi-kbl-x1275/igt@vgem_basic@unload.html
[10]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/fi-kbl-x1275/igt@vgem_basic@unload.html
#### Possible fixes ####
* {igt@core_hotunplug@unbind-rebind}:
- fi-kbl-x1275: [DMESG-WARN][11] ([i915#62] / [i915#92] / [i915#95]) -> [PASS][12]
[11]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/fi-kbl-x1275/igt@core_hotunplug@unbind-rebind.html
[12]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/fi-kbl-x1275/igt@core_hotunplug@unbind-rebind.html
* igt@i915_module_load@reload:
- fi-byt-j1900: [DMESG-WARN][13] ([i915#1982]) -> [PASS][14] +2 similar issues
[13]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/fi-byt-j1900/igt@i915_module_load@reload.html
[14]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/fi-byt-j1900/igt@i915_module_load@reload.html
- fi-apl-guc: [DMESG-WARN][15] ([i915#1635] / [i915#1982]) -> [PASS][16] +1 similar issue
[15]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/fi-apl-guc/igt@i915_module_load@reload.html
[16]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/fi-apl-guc/igt@i915_module_load@reload.html
- fi-tgl-y: [DMESG-WARN][17] ([i915#1982] / [k.org#205379]) -> [PASS][18]
[17]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/fi-tgl-y/igt@i915_module_load@reload.html
[18]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/fi-tgl-y/igt@i915_module_load@reload.html
* igt@kms_busy@basic@modeset:
- fi-tgl-y: [DMESG-WARN][19] ([i915#1982]) -> [PASS][20] +2 similar issues
[19]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/fi-tgl-y/igt@kms_busy@basic@modeset.html
[20]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/fi-tgl-y/igt@kms_busy@basic@modeset.html
* igt@kms_cursor_legacy@basic-busy-flip-before-cursor-atomic:
- {fi-kbl-7560u}: [DMESG-WARN][21] ([i915#1982]) -> [PASS][22]
[21]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/fi-kbl-7560u/igt@kms_cursor_legacy@basic-busy-flip-before-cursor-atomic.html
[22]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/fi-kbl-7560u/igt@kms_cursor_legacy@basic-busy-flip-before-cursor-atomic.html
* igt@vgem_basic@setversion:
- fi-tgl-y: [DMESG-WARN][23] ([i915#402]) -> [PASS][24] +1 similar issue
[23]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/fi-tgl-y/igt@vgem_basic@setversion.html
[24]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/fi-tgl-y/igt@vgem_basic@setversion.html
#### Warnings ####
* igt@gem_exec_suspend@basic-s3:
- fi-tgl-y: [DMESG-WARN][25] ([i915#2411]) -> [DMESG-WARN][26] ([i915#2411] / [i915#402])
[25]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/fi-tgl-y/igt@gem_exec_suspend@basic-s3.html
[26]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/fi-tgl-y/igt@gem_exec_suspend@basic-s3.html
* igt@kms_pipe_crc_basic@compare-crc-sanitycheck-pipe-c:
- fi-kbl-x1275: [DMESG-WARN][27] ([i915#62] / [i915#92] / [i915#95]) -> [DMESG-WARN][28] ([i915#62] / [i915#92]) +4 similar issues
[27]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/fi-kbl-x1275/igt@kms_pipe_crc_basic@compare-crc-sanitycheck-pipe-c.html
[28]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/fi-kbl-x1275/igt@kms_pipe_crc_basic@compare-crc-sanitycheck-pipe-c.html
* igt@prime_vgem@basic-fence-flip:
- fi-kbl-x1275: [DMESG-WARN][29] ([i915#62] / [i915#92]) -> [DMESG-WARN][30] ([i915#62] / [i915#92] / [i915#95]) +1 similar issue
[29]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/fi-kbl-x1275/igt@prime_vgem@basic-fence-flip.html
[30]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/fi-kbl-x1275/igt@prime_vgem@basic-fence-flip.html
{name}: This element is suppressed. This means it is ignored when computing
the status of the difference (SUCCESS, WARNING, or FAILURE).
[i915#1635]: https://gitlab.freedesktop.org/drm/intel/issues/1635
[i915#1982]: https://gitlab.freedesktop.org/drm/intel/issues/1982
[i915#2203]: https://gitlab.freedesktop.org/drm/intel/issues/2203
[i915#2411]: https://gitlab.freedesktop.org/drm/intel/issues/2411
[i915#289]: https://gitlab.freedesktop.org/drm/intel/issues/289
[i915#402]: https://gitlab.freedesktop.org/drm/intel/issues/402
[i915#62]: https://gitlab.freedesktop.org/drm/intel/issues/62
[i915#92]: https://gitlab.freedesktop.org/drm/intel/issues/92
[i915#95]: https://gitlab.freedesktop.org/drm/intel/issues/95
[k.org#205379]: https://bugzilla.kernel.org/show_bug.cgi?id=205379
Participating hosts (45 -> 39)
------------------------------
Additional (1): fi-skl-6700k2
Missing (7): fi-ilk-m540 fi-hsw-4200u fi-byt-squawks fi-bsw-cyan fi-ctg-p8600 fi-byt-clapper fi-bdw-samus
Build changes
-------------
* IGT: IGT_5786 -> IGTPW_4988
* Linux: CI_DRM_9019 -> Patchwork_18513
CI-20190529: 20190529
CI_DRM_9019: 038c228475ce10a6f9cc4052250a1315f3c7c627 @ git://anongit.freedesktop.org/gfx-ci/linux
IGTPW_4988: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4988/index.html
IGT_5786: 222051026b978ebbc0dc58db62d7a1f29728f95f @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools
Patchwork_18513: de58069a8dde498dade4d109813328883731381f @ git://anongit.freedesktop.org/gfx-ci/linux
== Linux commits ==
de58069a8dde drm/i915: Enable async flips in i915
f309aae00a01 Documentation/gpu: Add asynchronous flip documentation for i915
706158a5c86e drm/i915: WA for platforms with double buffered address update enable bit
9dfc7c3c5cc6 drm/i915: Add dedicated plane hook for async flip case
84389a4b6626 drm/i915: Do not call drm_crtc_arm_vblank_event in async flips
50aacb3faacb drm/i915: Add checks specific to async flips
bd5ec737f6d0 drm/i915: Add support for async flips in I915
ed031e0bb186 drm/i915: Add enable/disable flip done and flip done handler
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/index.html
[-- Attachment #1.2: Type: text/html, Size: 10388 bytes --]
[-- Attachment #2: Type: text/plain, Size: 160 bytes --]
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread* [Intel-gfx] ✗ Fi.CI.IGT: failure for Asynchronous flip implementation for i915 (rev9)
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
` (11 preceding siblings ...)
(?)
@ 2020-09-16 21:27 ` Patchwork
-1 siblings, 0 replies; 54+ messages in thread
From: Patchwork @ 2020-09-16 21:27 UTC (permalink / raw)
To: Karthik B S; +Cc: intel-gfx
[-- Attachment #1.1: Type: text/plain, Size: 23641 bytes --]
== Series Details ==
Series: Asynchronous flip implementation for i915 (rev9)
URL : https://patchwork.freedesktop.org/series/74386/
State : failure
== Summary ==
CI Bug Log - changes from CI_DRM_9019_full -> Patchwork_18513_full
====================================================
Summary
-------
**FAILURE**
Serious unknown changes coming with Patchwork_18513_full absolutely need to be
verified manually.
If you think the reported changes have nothing to do with the changes
introduced in Patchwork_18513_full, please notify your bug team to allow them
to document this new failure mode, which will reduce false positives in CI.
Possible new issues
-------------------
Here are the unknown changes that may have been introduced in Patchwork_18513_full:
### IGT changes ###
#### Possible regressions ####
* igt@gem_eio@reset-stress:
- shard-tglb: [PASS][1] -> [INCOMPLETE][2]
[1]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-tglb7/igt@gem_eio@reset-stress.html
[2]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-tglb6/igt@gem_eio@reset-stress.html
* igt@gem_exec_endless@dispatch@rcs0:
- shard-kbl: [PASS][3] -> [INCOMPLETE][4]
[3]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-kbl4/igt@gem_exec_endless@dispatch@rcs0.html
[4]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-kbl6/igt@gem_exec_endless@dispatch@rcs0.html
* {igt@kms_async_flips@async-flip-with-page-flip-events} (NEW):
- shard-kbl: NOTRUN -> [FAIL][5]
[5]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-kbl7/igt@kms_async_flips@async-flip-with-page-flip-events.html
- shard-glk: NOTRUN -> [FAIL][6]
[6]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-glk8/igt@kms_async_flips@async-flip-with-page-flip-events.html
- shard-skl: NOTRUN -> [FAIL][7]
[7]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-skl6/igt@kms_async_flips@async-flip-with-page-flip-events.html
New tests
---------
New tests have been introduced between CI_DRM_9019_full and Patchwork_18513_full:
### New IGT tests (5) ###
* igt@kms_async_flips@alternate-sync-async-flip:
- Statuses : 6 pass(s) 1 skip(s)
- Exec time: [0.0, 3.02] s
* igt@kms_async_flips@async-flip-with-page-flip-events:
- Statuses : 3 fail(s) 3 pass(s) 1 skip(s)
- Exec time: [0.0, 3.0] s
* igt@kms_async_flips@invalid-async-flip:
- Statuses : 6 pass(s) 1 skip(s)
- Exec time: [0.0, 0.21] s
* igt@kms_async_flips@test-cursor:
- Statuses : 6 pass(s) 1 skip(s)
- Exec time: [0.0, 0.03] s
* igt@kms_async_flips@test-time-stamp:
- Statuses : 6 pass(s) 1 skip(s)
- Exec time: [0.0, 0.05] s
Known issues
------------
Here are the changes found in Patchwork_18513_full that come from known issues:
### IGT changes ###
#### Issues hit ####
* igt@gem_exec_reloc@basic-many-active@rcs0:
- shard-apl: [PASS][8] -> [FAIL][9] ([i915#1635] / [i915#2389])
[8]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-apl4/igt@gem_exec_reloc@basic-many-active@rcs0.html
[9]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-apl6/igt@gem_exec_reloc@basic-many-active@rcs0.html
* igt@gem_exec_whisper@basic-fds-forked-all:
- shard-glk: [PASS][10] -> [DMESG-WARN][11] ([i915#118] / [i915#95])
[10]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-glk2/igt@gem_exec_whisper@basic-fds-forked-all.html
[11]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-glk6/igt@gem_exec_whisper@basic-fds-forked-all.html
* igt@gem_mmap_gtt@basic-small-copy:
- shard-iclb: [PASS][12] -> [DMESG-WARN][13] ([i915#1982])
[12]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-iclb5/igt@gem_mmap_gtt@basic-small-copy.html
[13]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-iclb2/igt@gem_mmap_gtt@basic-small-copy.html
* igt@i915_selftest@live@blt:
- shard-snb: [PASS][14] -> [DMESG-FAIL][15] ([i915#1409])
[14]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-snb5/igt@i915_selftest@live@blt.html
[15]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-snb7/igt@i915_selftest@live@blt.html
* igt@kms_big_fb@y-tiled-64bpp-rotate-0:
- shard-apl: [PASS][16] -> [DMESG-WARN][17] ([i915#1635] / [i915#1982])
[16]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-apl4/igt@kms_big_fb@y-tiled-64bpp-rotate-0.html
[17]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-apl3/igt@kms_big_fb@y-tiled-64bpp-rotate-0.html
* igt@kms_cursor_crc@pipe-a-cursor-128x128-random:
- shard-skl: [PASS][18] -> [FAIL][19] ([i915#54]) +1 similar issue
[18]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-skl1/igt@kms_cursor_crc@pipe-a-cursor-128x128-random.html
[19]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-skl8/igt@kms_cursor_crc@pipe-a-cursor-128x128-random.html
- shard-kbl: [PASS][20] -> [FAIL][21] ([i915#54])
[20]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-kbl4/igt@kms_cursor_crc@pipe-a-cursor-128x128-random.html
[21]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-kbl1/igt@kms_cursor_crc@pipe-a-cursor-128x128-random.html
- shard-apl: [PASS][22] -> [FAIL][23] ([i915#1635] / [i915#54])
[22]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-apl6/igt@kms_cursor_crc@pipe-a-cursor-128x128-random.html
[23]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-apl8/igt@kms_cursor_crc@pipe-a-cursor-128x128-random.html
* igt@kms_cursor_edge_walk@pipe-b-256x256-left-edge:
- shard-skl: [PASS][24] -> [DMESG-WARN][25] ([i915#1982]) +40 similar issues
[24]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-skl6/igt@kms_cursor_edge_walk@pipe-b-256x256-left-edge.html
[25]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-skl4/igt@kms_cursor_edge_walk@pipe-b-256x256-left-edge.html
* igt@kms_cursor_legacy@cursor-vs-flip-varying-size:
- shard-skl: [PASS][26] -> [SKIP][27] ([fdo#109271]) +1 similar issue
[26]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-skl9/igt@kms_cursor_legacy@cursor-vs-flip-varying-size.html
[27]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-skl5/igt@kms_cursor_legacy@cursor-vs-flip-varying-size.html
* igt@kms_flip@flip-vs-expired-vblank-interruptible@a-edp1:
- shard-skl: [PASS][28] -> [DMESG-FAIL][29] ([i915#1982] / [i915#79])
[28]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-skl10/igt@kms_flip@flip-vs-expired-vblank-interruptible@a-edp1.html
[29]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-skl5/igt@kms_flip@flip-vs-expired-vblank-interruptible@a-edp1.html
* igt@kms_flip@flip-vs-suspend-interruptible@a-dp1:
- shard-kbl: [PASS][30] -> [DMESG-WARN][31] ([i915#180]) +1 similar issue
[30]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-kbl6/igt@kms_flip@flip-vs-suspend-interruptible@a-dp1.html
[31]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-kbl7/igt@kms_flip@flip-vs-suspend-interruptible@a-dp1.html
* igt@kms_flip@plain-flip-fb-recreate-interruptible@b-edp1:
- shard-skl: [PASS][32] -> [FAIL][33] ([i915#2122])
[32]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-skl9/igt@kms_flip@plain-flip-fb-recreate-interruptible@b-edp1.html
[33]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-skl5/igt@kms_flip@plain-flip-fb-recreate-interruptible@b-edp1.html
* igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-spr-indfb-draw-render:
- shard-glk: [PASS][34] -> [FAIL][35] ([i915#49])
[34]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-glk9/igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-spr-indfb-draw-render.html
[35]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-glk5/igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-spr-indfb-draw-render.html
* igt@kms_frontbuffer_tracking@psr-1p-offscren-pri-indfb-draw-mmap-gtt:
- shard-skl: [PASS][36] -> [FAIL][37] ([i915#49])
[36]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-skl7/igt@kms_frontbuffer_tracking@psr-1p-offscren-pri-indfb-draw-mmap-gtt.html
[37]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-skl7/igt@kms_frontbuffer_tracking@psr-1p-offscren-pri-indfb-draw-mmap-gtt.html
* igt@kms_frontbuffer_tracking@psr-1p-primscrn-indfb-plflip-blt:
- shard-tglb: [PASS][38] -> [DMESG-WARN][39] ([i915#1982]) +1 similar issue
[38]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-tglb3/igt@kms_frontbuffer_tracking@psr-1p-primscrn-indfb-plflip-blt.html
[39]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-tglb7/igt@kms_frontbuffer_tracking@psr-1p-primscrn-indfb-plflip-blt.html
* igt@kms_hdr@bpc-switch-suspend:
- shard-skl: [PASS][40] -> [FAIL][41] ([i915#1188])
[40]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-skl6/igt@kms_hdr@bpc-switch-suspend.html
[41]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-skl9/igt@kms_hdr@bpc-switch-suspend.html
* igt@kms_plane_alpha_blend@pipe-b-constant-alpha-min:
- shard-skl: [PASS][42] -> [FAIL][43] ([fdo#108145] / [i915#265])
[42]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-skl6/igt@kms_plane_alpha_blend@pipe-b-constant-alpha-min.html
[43]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-skl4/igt@kms_plane_alpha_blend@pipe-b-constant-alpha-min.html
* igt@kms_psr2_su@page_flip:
- shard-tglb: [PASS][44] -> [SKIP][45] ([i915#1911])
[44]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-tglb6/igt@kms_psr2_su@page_flip.html
[45]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-tglb5/igt@kms_psr2_su@page_flip.html
* igt@kms_psr@psr2_sprite_mmap_gtt:
- shard-iclb: [PASS][46] -> [SKIP][47] ([fdo#109441])
[46]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-iclb2/igt@kms_psr@psr2_sprite_mmap_gtt.html
[47]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-iclb3/igt@kms_psr@psr2_sprite_mmap_gtt.html
* igt@perf@oa-exponents:
- shard-tglb: [PASS][48] -> [SKIP][49] ([i915#405])
[48]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-tglb5/igt@perf@oa-exponents.html
[49]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-tglb5/igt@perf@oa-exponents.html
- shard-glk: [PASS][50] -> [SKIP][51] ([fdo#109271])
[50]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-glk2/igt@perf@oa-exponents.html
[51]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-glk4/igt@perf@oa-exponents.html
- shard-apl: [PASS][52] -> [SKIP][53] ([fdo#109271] / [i915#1635])
[52]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-apl6/igt@perf@oa-exponents.html
[53]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-apl3/igt@perf@oa-exponents.html
- shard-kbl: [PASS][54] -> [SKIP][55] ([fdo#109271])
[54]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-kbl1/igt@perf@oa-exponents.html
[55]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-kbl6/igt@perf@oa-exponents.html
- shard-iclb: [PASS][56] -> [SKIP][57] ([i915#405])
[56]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-iclb2/igt@perf@oa-exponents.html
[57]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-iclb8/igt@perf@oa-exponents.html
* igt@perf@polling-parameterized:
- shard-apl: [PASS][58] -> [FAIL][59] ([i915#1542] / [i915#1635])
[58]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-apl4/igt@perf@polling-parameterized.html
[59]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-apl4/igt@perf@polling-parameterized.html
#### Possible fixes ####
* {igt@core_hotunplug@unbind-rebind}:
- shard-apl: [INCOMPLETE][60] ([i915#1635]) -> [PASS][61]
[60]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-apl2/igt@core_hotunplug@unbind-rebind.html
[61]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-apl2/igt@core_hotunplug@unbind-rebind.html
* igt@gem_exec_reloc@basic-many-active@vecs0:
- shard-glk: [FAIL][62] ([i915#2389]) -> [PASS][63] +1 similar issue
[62]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-glk6/igt@gem_exec_reloc@basic-many-active@vecs0.html
[63]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-glk6/igt@gem_exec_reloc@basic-many-active@vecs0.html
* igt@gem_exec_whisper@basic-fds-priority-all:
- shard-glk: [DMESG-WARN][64] ([i915#118] / [i915#95]) -> [PASS][65]
[64]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-glk2/igt@gem_exec_whisper@basic-fds-priority-all.html
[65]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-glk6/igt@gem_exec_whisper@basic-fds-priority-all.html
* igt@i915_pm_dc@dc6-psr:
- shard-iclb: [FAIL][66] ([i915#454]) -> [PASS][67]
[66]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-iclb4/igt@i915_pm_dc@dc6-psr.html
[67]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-iclb7/igt@i915_pm_dc@dc6-psr.html
* igt@i915_pm_rpm@modeset-non-lpsp-stress-no-wait:
- shard-kbl: [TIMEOUT][68] ([i915#1288] / [i915#1958]) -> [PASS][69]
[68]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-kbl4/igt@i915_pm_rpm@modeset-non-lpsp-stress-no-wait.html
[69]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-kbl4/igt@i915_pm_rpm@modeset-non-lpsp-stress-no-wait.html
- shard-apl: [TIMEOUT][70] ([i915#1288] / [i915#1635] / [i915#1958]) -> [PASS][71]
[70]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-apl2/igt@i915_pm_rpm@modeset-non-lpsp-stress-no-wait.html
[71]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-apl7/igt@i915_pm_rpm@modeset-non-lpsp-stress-no-wait.html
* igt@kms_cursor_crc@pipe-a-cursor-256x256-onscreen:
- shard-skl: [SKIP][72] ([fdo#109271]) -> [PASS][73] +2 similar issues
[72]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-skl1/igt@kms_cursor_crc@pipe-a-cursor-256x256-onscreen.html
[73]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-skl7/igt@kms_cursor_crc@pipe-a-cursor-256x256-onscreen.html
* igt@kms_cursor_crc@pipe-c-cursor-64x64-onscreen:
- shard-apl: [FAIL][74] ([i915#1635] / [i915#54]) -> [PASS][75]
[74]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-apl1/igt@kms_cursor_crc@pipe-c-cursor-64x64-onscreen.html
[75]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-apl4/igt@kms_cursor_crc@pipe-c-cursor-64x64-onscreen.html
- shard-kbl: [FAIL][76] ([i915#54]) -> [PASS][77]
[76]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-kbl3/igt@kms_cursor_crc@pipe-c-cursor-64x64-onscreen.html
[77]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-kbl3/igt@kms_cursor_crc@pipe-c-cursor-64x64-onscreen.html
- shard-skl: [FAIL][78] ([i915#54]) -> [PASS][79]
[78]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-skl2/igt@kms_cursor_crc@pipe-c-cursor-64x64-onscreen.html
[79]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-skl3/igt@kms_cursor_crc@pipe-c-cursor-64x64-onscreen.html
* igt@kms_cursor_legacy@flip-vs-cursor-atomic:
- shard-skl: [FAIL][80] ([i915#2346]) -> [PASS][81]
[80]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-skl7/igt@kms_cursor_legacy@flip-vs-cursor-atomic.html
[81]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-skl1/igt@kms_cursor_legacy@flip-vs-cursor-atomic.html
* igt@kms_flip@flip-vs-suspend@a-vga1:
- shard-snb: [DMESG-WARN][82] ([i915#42]) -> [PASS][83]
[82]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-snb7/igt@kms_flip@flip-vs-suspend@a-vga1.html
[83]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-snb1/igt@kms_flip@flip-vs-suspend@a-vga1.html
* igt@kms_flip@plain-flip-ts-check-interruptible@a-dp1:
- shard-kbl: [DMESG-WARN][84] ([i915#1982]) -> [PASS][85]
[84]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-kbl4/igt@kms_flip@plain-flip-ts-check-interruptible@a-dp1.html
[85]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-kbl1/igt@kms_flip@plain-flip-ts-check-interruptible@a-dp1.html
* igt@kms_frontbuffer_tracking@fbc-1p-offscren-pri-indfb-draw-mmap-gtt:
- shard-glk: [FAIL][86] ([i915#49]) -> [PASS][87]
[86]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-glk4/igt@kms_frontbuffer_tracking@fbc-1p-offscren-pri-indfb-draw-mmap-gtt.html
[87]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-glk8/igt@kms_frontbuffer_tracking@fbc-1p-offscren-pri-indfb-draw-mmap-gtt.html
* igt@kms_frontbuffer_tracking@fbc-stridechange:
- shard-glk: [DMESG-WARN][88] ([i915#1982]) -> [PASS][89]
[88]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-glk9/igt@kms_frontbuffer_tracking@fbc-stridechange.html
[89]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-glk1/igt@kms_frontbuffer_tracking@fbc-stridechange.html
* igt@kms_frontbuffer_tracking@psr-suspend:
- shard-skl: [INCOMPLETE][90] ([i915#123]) -> [PASS][91]
[90]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-skl5/igt@kms_frontbuffer_tracking@psr-suspend.html
[91]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-skl10/igt@kms_frontbuffer_tracking@psr-suspend.html
* igt@kms_hdr@bpc-switch-suspend:
- shard-kbl: [DMESG-WARN][92] ([i915#180]) -> [PASS][93] +4 similar issues
[92]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-kbl4/igt@kms_hdr@bpc-switch-suspend.html
[93]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-kbl2/igt@kms_hdr@bpc-switch-suspend.html
* igt@kms_psr@psr2_cursor_plane_onoff:
- shard-iclb: [SKIP][94] ([fdo#109441]) -> [PASS][95] +2 similar issues
[94]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-iclb4/igt@kms_psr@psr2_cursor_plane_onoff.html
[95]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-iclb2/igt@kms_psr@psr2_cursor_plane_onoff.html
* igt@sysfs_heartbeat_interval@precise@rcs0:
- shard-skl: [DMESG-WARN][96] ([i915#1982]) -> [PASS][97] +44 similar issues
[96]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-skl3/igt@sysfs_heartbeat_interval@precise@rcs0.html
[97]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-skl9/igt@sysfs_heartbeat_interval@precise@rcs0.html
#### Warnings ####
* igt@kms_cursor_legacy@basic-flip-after-cursor-legacy:
- shard-skl: [SKIP][98] ([fdo#109271]) -> [DMESG-WARN][99] ([i915#1982])
[98]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-skl1/igt@kms_cursor_legacy@basic-flip-after-cursor-legacy.html
[99]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-skl5/igt@kms_cursor_legacy@basic-flip-after-cursor-legacy.html
* igt@kms_plane_alpha_blend@pipe-a-alpha-7efc:
- shard-skl: [FAIL][100] ([fdo#108145] / [i915#265]) -> [DMESG-FAIL][101] ([fdo#108145] / [i915#1982]) +2 similar issues
[100]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-skl2/igt@kms_plane_alpha_blend@pipe-a-alpha-7efc.html
[101]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-skl8/igt@kms_plane_alpha_blend@pipe-a-alpha-7efc.html
* igt@kms_plane_alpha_blend@pipe-a-coverage-7efc:
- shard-skl: [DMESG-WARN][102] ([i915#1982]) -> [DMESG-FAIL][103] ([fdo#108145] / [i915#1982])
[102]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-skl7/igt@kms_plane_alpha_blend@pipe-a-coverage-7efc.html
[103]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-skl7/igt@kms_plane_alpha_blend@pipe-a-coverage-7efc.html
* igt@kms_plane_alpha_blend@pipe-c-alpha-7efc:
- shard-skl: [DMESG-FAIL][104] ([fdo#108145] / [i915#1982]) -> [FAIL][105] ([fdo#108145] / [i915#265]) +1 similar issue
[104]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9019/shard-skl2/igt@kms_plane_alpha_blend@pipe-c-alpha-7efc.html
[105]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/shard-skl2/igt@kms_plane_alpha_blend@pipe-c-alpha-7efc.html
{name}: This element is suppressed. This means it is ignored when computing
the status of the difference (SUCCESS, WARNING, or FAILURE).
[fdo#108145]: https://bugs.freedesktop.org/show_bug.cgi?id=108145
[fdo#109271]: https://bugs.freedesktop.org/show_bug.cgi?id=109271
[fdo#109441]: https://bugs.freedesktop.org/show_bug.cgi?id=109441
[i915#118]: https://gitlab.freedesktop.org/drm/intel/issues/118
[i915#1188]: https://gitlab.freedesktop.org/drm/intel/issues/1188
[i915#123]: https://gitlab.freedesktop.org/drm/intel/issues/123
[i915#1288]: https://gitlab.freedesktop.org/drm/intel/issues/1288
[i915#1409]: https://gitlab.freedesktop.org/drm/intel/issues/1409
[i915#1542]: https://gitlab.freedesktop.org/drm/intel/issues/1542
[i915#1635]: https://gitlab.freedesktop.org/drm/intel/issues/1635
[i915#180]: https://gitlab.freedesktop.org/drm/intel/issues/180
[i915#1911]: https://gitlab.freedesktop.org/drm/intel/issues/1911
[i915#1958]: https://gitlab.freedesktop.org/drm/intel/issues/1958
[i915#1982]: https://gitlab.freedesktop.org/drm/intel/issues/1982
[i915#2122]: https://gitlab.freedesktop.org/drm/intel/issues/2122
[i915#2346]: https://gitlab.freedesktop.org/drm/intel/issues/2346
[i915#2389]: https://gitlab.freedesktop.org/drm/intel/issues/2389
[i915#2469]: https://gitlab.freedesktop.org/drm/intel/issues/2469
[i915#2476]: https://gitlab.freedesktop.org/drm/intel/issues/2476
[i915#265]: https://gitlab.freedesktop.org/drm/intel/issues/265
[i915#405]: https://gitlab.freedesktop.org/drm/intel/issues/405
[i915#42]: https://gitlab.freedesktop.org/drm/intel/issues/42
[i915#454]: https://gitlab.freedesktop.org/drm/intel/issues/454
[i915#49]: https://gitlab.freedesktop.org/drm/intel/issues/49
[i915#54]: https://gitlab.freedesktop.org/drm/intel/issues/54
[i915#79]: https://gitlab.freedesktop.org/drm/intel/issues/79
[i915#95]: https://gitlab.freedesktop.org/drm/intel/issues/95
Participating hosts (11 -> 11)
------------------------------
No changes in participating hosts
Build changes
-------------
* IGT: IGT_5786 -> IGTPW_4988
* Linux: CI_DRM_9019 -> Patchwork_18513
CI-20190529: 20190529
CI_DRM_9019: 038c228475ce10a6f9cc4052250a1315f3c7c627 @ git://anongit.freedesktop.org/gfx-ci/linux
IGTPW_4988: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4988/index.html
IGT_5786: 222051026b978ebbc0dc58db62d7a1f29728f95f @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools
Patchwork_18513: de58069a8dde498dade4d109813328883731381f @ git://anongit.freedesktop.org/gfx-ci/linux
piglit_4509: fdc5a4ca11124ab8413c7988896eec4c97336694 @ git://anongit.freedesktop.org/piglit
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18513/index.html
[-- Attachment #1.2: Type: text/html, Size: 28574 bytes --]
[-- Attachment #2: Type: text/plain, Size: 160 bytes --]
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread* [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Asynchronous flip implementation for i915 (rev10)
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
` (12 preceding siblings ...)
(?)
@ 2020-09-18 7:55 ` Patchwork
-1 siblings, 0 replies; 54+ messages in thread
From: Patchwork @ 2020-09-18 7:55 UTC (permalink / raw)
To: Karthik B S; +Cc: intel-gfx
== Series Details ==
Series: Asynchronous flip implementation for i915 (rev10)
URL : https://patchwork.freedesktop.org/series/74386/
State : warning
== Summary ==
$ dim checkpatch origin/drm-tip
21c85b6b0297 drm/i915: Add enable/disable flip done and flip done handler
92f53a71af42 drm/i915: Add support for async flips in I915
84a8a0a06ae3 drm/i915: Add checks specific to async flips
-:125: CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#125: FILE: drivers/gpu/drm/i915/display/intel_display.c:14944:
+ if (!(new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_X_TILED ||
+ new_plane_state->hw.fb->modifier != I915_FORMAT_MOD_Y_TILED ||
total: 0 errors, 0 warnings, 1 checks, 149 lines checked
745bff620922 drm/i915: Do not call drm_crtc_arm_vblank_event in async flips
690d57695f9a drm/i915: Add dedicated plane hook for async flip case
445a6e3a43b1 drm/i915: WA for platforms with double buffered address update enable bit
16df51460b04 Documentation/gpu: Add asynchronous flip documentation for i915
79032b6d461a drm/i915: Enable async flips in i915
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread* [Intel-gfx] ✗ Fi.CI.SPARSE: warning for Asynchronous flip implementation for i915 (rev10)
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
` (13 preceding siblings ...)
(?)
@ 2020-09-18 7:56 ` Patchwork
-1 siblings, 0 replies; 54+ messages in thread
From: Patchwork @ 2020-09-18 7:56 UTC (permalink / raw)
To: Karthik B S; +Cc: intel-gfx
== Series Details ==
Series: Asynchronous flip implementation for i915 (rev10)
URL : https://patchwork.freedesktop.org/series/74386/
State : warning
== Summary ==
$ dim sparse --fast origin/drm-tip
Sparse version: v0.6.2
Fast mode used, each commit won't be checked separately.
-
+drivers/gpu/drm/i915/gt/intel_reset.c:1311:5: warning: context imbalance in 'intel_gt_reset_trylock' - different lock contexts for basic block
+drivers/gpu/drm/i915/gvt/mmio.c:290:23: warning: memcpy with byte count of 279040
+drivers/gpu/drm/i915/i915_perf.c:1440:15: warning: memset with byte count of 16777216
+drivers/gpu/drm/i915/i915_perf.c:1494:15: warning: memset with byte count of 16777216
+./include/linux/seqlock.h:752:24: warning: trying to copy expression type 31
+./include/linux/seqlock.h:778:16: warning: trying to copy expression type 31
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'fwtable_read16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'fwtable_read32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'fwtable_read64' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'fwtable_read8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'fwtable_write16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'fwtable_write32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'fwtable_write8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen11_fwtable_read16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen11_fwtable_read32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen11_fwtable_read64' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen11_fwtable_read8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen11_fwtable_write16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen11_fwtable_write32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen11_fwtable_write8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen12_fwtable_read16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen12_fwtable_read32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen12_fwtable_read64' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen12_fwtable_read8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen12_fwtable_write16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen12_fwtable_write32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen12_fwtable_write8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen6_read16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen6_read32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen6_read64' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen6_read8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen6_write16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen6_write32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen6_write8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen8_write16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen8_write32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen8_write8' - different lock contexts for basic block
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread* [Intel-gfx] ✓ Fi.CI.BAT: success for Asynchronous flip implementation for i915 (rev10)
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
` (14 preceding siblings ...)
(?)
@ 2020-09-18 8:20 ` Patchwork
-1 siblings, 0 replies; 54+ messages in thread
From: Patchwork @ 2020-09-18 8:20 UTC (permalink / raw)
To: Karthik B S; +Cc: intel-gfx
[-- Attachment #1.1: Type: text/plain, Size: 7400 bytes --]
== Series Details ==
Series: Asynchronous flip implementation for i915 (rev10)
URL : https://patchwork.freedesktop.org/series/74386/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_9023 -> Patchwork_18526
====================================================
Summary
-------
**SUCCESS**
No regressions found.
External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/index.html
Known issues
------------
Here are the changes found in Patchwork_18526 that come from known issues:
### IGT changes ###
#### Issues hit ####
* igt@i915_module_load@reload:
- fi-byt-j1900: [PASS][1] -> [DMESG-WARN][2] ([i915#1982])
[1]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-byt-j1900/igt@i915_module_load@reload.html
[2]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/fi-byt-j1900/igt@i915_module_load@reload.html
* igt@kms_flip@basic-flip-vs-wf_vblank@c-hdmi-a2:
- fi-skl-guc: [PASS][3] -> [DMESG-WARN][4] ([i915#2203])
[3]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-skl-guc/igt@kms_flip@basic-flip-vs-wf_vblank@c-hdmi-a2.html
[4]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/fi-skl-guc/igt@kms_flip@basic-flip-vs-wf_vblank@c-hdmi-a2.html
* igt@prime_vgem@basic-write:
- fi-tgl-y: [PASS][5] -> [DMESG-WARN][6] ([i915#402])
[5]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-tgl-y/igt@prime_vgem@basic-write.html
[6]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/fi-tgl-y/igt@prime_vgem@basic-write.html
#### Possible fixes ####
* igt@i915_pm_rpm@module-reload:
- fi-bsw-n3050: [DMESG-WARN][7] ([i915#1982]) -> [PASS][8]
[7]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-bsw-n3050/igt@i915_pm_rpm@module-reload.html
[8]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/fi-bsw-n3050/igt@i915_pm_rpm@module-reload.html
* igt@kms_busy@basic@flip:
- fi-kbl-x1275: [DMESG-WARN][9] ([i915#62] / [i915#92] / [i915#95]) -> [PASS][10] +1 similar issue
[9]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-kbl-x1275/igt@kms_busy@basic@flip.html
[10]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/fi-kbl-x1275/igt@kms_busy@basic@flip.html
* igt@kms_cursor_legacy@basic-busy-flip-before-cursor-atomic:
- {fi-kbl-7560u}: [DMESG-WARN][11] ([i915#1982]) -> [PASS][12]
[11]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-kbl-7560u/igt@kms_cursor_legacy@basic-busy-flip-before-cursor-atomic.html
[12]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/fi-kbl-7560u/igt@kms_cursor_legacy@basic-busy-flip-before-cursor-atomic.html
- fi-bsw-kefka: [DMESG-WARN][13] ([i915#1982]) -> [PASS][14]
[13]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-bsw-kefka/igt@kms_cursor_legacy@basic-busy-flip-before-cursor-atomic.html
[14]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/fi-bsw-kefka/igt@kms_cursor_legacy@basic-busy-flip-before-cursor-atomic.html
* igt@kms_flip@basic-flip-vs-wf_vblank@b-edp1:
- fi-icl-u2: [DMESG-WARN][15] ([i915#1982]) -> [PASS][16] +1 similar issue
[15]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-icl-u2/igt@kms_flip@basic-flip-vs-wf_vblank@b-edp1.html
[16]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/fi-icl-u2/igt@kms_flip@basic-flip-vs-wf_vblank@b-edp1.html
* igt@kms_pipe_crc_basic@read-crc-pipe-c:
- fi-tgl-y: [DMESG-WARN][17] ([i915#1982]) -> [PASS][18] +1 similar issue
[17]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-tgl-y/igt@kms_pipe_crc_basic@read-crc-pipe-c.html
[18]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/fi-tgl-y/igt@kms_pipe_crc_basic@read-crc-pipe-c.html
* igt@vgem_basic@unload:
- fi-skl-guc: [DMESG-WARN][19] ([i915#2203]) -> [PASS][20]
[19]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-skl-guc/igt@vgem_basic@unload.html
[20]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/fi-skl-guc/igt@vgem_basic@unload.html
#### Warnings ####
* igt@gem_exec_suspend@basic-s0:
- fi-kbl-x1275: [DMESG-WARN][21] ([i915#62] / [i915#92] / [i915#95]) -> [DMESG-WARN][22] ([i915#1982] / [i915#62] / [i915#92] / [i915#95])
[21]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-kbl-x1275/igt@gem_exec_suspend@basic-s0.html
[22]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/fi-kbl-x1275/igt@gem_exec_suspend@basic-s0.html
* igt@kms_force_connector_basic@force-edid:
- fi-kbl-x1275: [DMESG-WARN][23] ([i915#62] / [i915#92] / [i915#95]) -> [DMESG-WARN][24] ([i915#62] / [i915#92])
[23]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-kbl-x1275/igt@kms_force_connector_basic@force-edid.html
[24]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/fi-kbl-x1275/igt@kms_force_connector_basic@force-edid.html
* igt@kms_pipe_crc_basic@read-crc-pipe-a-frame-sequence:
- fi-kbl-x1275: [DMESG-WARN][25] ([i915#62] / [i915#92]) -> [DMESG-WARN][26] ([i915#62] / [i915#92] / [i915#95]) +3 similar issues
[25]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-kbl-x1275/igt@kms_pipe_crc_basic@read-crc-pipe-a-frame-sequence.html
[26]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/fi-kbl-x1275/igt@kms_pipe_crc_basic@read-crc-pipe-a-frame-sequence.html
{name}: This element is suppressed. This means it is ignored when computing
the status of the difference (SUCCESS, WARNING, or FAILURE).
[i915#1982]: https://gitlab.freedesktop.org/drm/intel/issues/1982
[i915#2203]: https://gitlab.freedesktop.org/drm/intel/issues/2203
[i915#289]: https://gitlab.freedesktop.org/drm/intel/issues/289
[i915#402]: https://gitlab.freedesktop.org/drm/intel/issues/402
[i915#62]: https://gitlab.freedesktop.org/drm/intel/issues/62
[i915#92]: https://gitlab.freedesktop.org/drm/intel/issues/92
[i915#95]: https://gitlab.freedesktop.org/drm/intel/issues/95
Participating hosts (46 -> 40)
------------------------------
Missing (6): fi-ilk-m540 fi-byt-squawks fi-bsw-cyan fi-ctg-p8600 fi-byt-clapper fi-bdw-samus
Build changes
-------------
* IGT: IGT_5787 -> IGTPW_4988
* Linux: CI_DRM_9023 -> Patchwork_18526
CI-20190529: 20190529
CI_DRM_9023: 5887fa2d8b9b7f6a278f9a1bc8642cb9d5d0279a @ git://anongit.freedesktop.org/gfx-ci/linux
IGTPW_4988: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4988/index.html
IGT_5787: 0ec962017c8131de14e0cb038f7f76b1f17ed637 @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools
Patchwork_18526: 79032b6d461ac6dcc23f8230e55c7b2d1b1c201a @ git://anongit.freedesktop.org/gfx-ci/linux
== Linux commits ==
79032b6d461a drm/i915: Enable async flips in i915
16df51460b04 Documentation/gpu: Add asynchronous flip documentation for i915
445a6e3a43b1 drm/i915: WA for platforms with double buffered address update enable bit
690d57695f9a drm/i915: Add dedicated plane hook for async flip case
745bff620922 drm/i915: Do not call drm_crtc_arm_vblank_event in async flips
84a8a0a06ae3 drm/i915: Add checks specific to async flips
92f53a71af42 drm/i915: Add support for async flips in I915
21c85b6b0297 drm/i915: Add enable/disable flip done and flip done handler
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/index.html
[-- Attachment #1.2: Type: text/html, Size: 9812 bytes --]
[-- Attachment #2: Type: text/plain, Size: 160 bytes --]
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread* [Intel-gfx] ✗ Fi.CI.IGT: failure for Asynchronous flip implementation for i915 (rev10)
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
` (15 preceding siblings ...)
(?)
@ 2020-09-18 9:26 ` Patchwork
-1 siblings, 0 replies; 54+ messages in thread
From: Patchwork @ 2020-09-18 9:26 UTC (permalink / raw)
To: Karthik B S; +Cc: intel-gfx
[-- Attachment #1.1: Type: text/plain, Size: 25176 bytes --]
== Series Details ==
Series: Asynchronous flip implementation for i915 (rev10)
URL : https://patchwork.freedesktop.org/series/74386/
State : failure
== Summary ==
CI Bug Log - changes from CI_DRM_9023_full -> Patchwork_18526_full
====================================================
Summary
-------
**FAILURE**
Serious unknown changes coming with Patchwork_18526_full absolutely need to be
verified manually.
If you think the reported changes have nothing to do with the changes
introduced in Patchwork_18526_full, please notify your bug team to allow them
to document this new failure mode, which will reduce false positives in CI.
Possible new issues
-------------------
Here are the unknown changes that may have been introduced in Patchwork_18526_full:
### IGT changes ###
#### Possible regressions ####
* igt@gem_partial_pwrite_pread@reads-uncached:
- shard-hsw: [PASS][1] -> [INCOMPLETE][2]
[1]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-hsw2/igt@gem_partial_pwrite_pread@reads-uncached.html
[2]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-hsw7/igt@gem_partial_pwrite_pread@reads-uncached.html
* igt@i915_pm_backlight@fade_with_suspend:
- shard-skl: [PASS][3] -> [INCOMPLETE][4]
[3]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl3/igt@i915_pm_backlight@fade_with_suspend.html
[4]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl6/igt@i915_pm_backlight@fade_with_suspend.html
* {igt@kms_async_flips@alternate-sync-async-flip} (NEW):
- shard-skl: NOTRUN -> [FAIL][5] +1 similar issue
[5]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl5/igt@kms_async_flips@alternate-sync-async-flip.html
New tests
---------
New tests have been introduced between CI_DRM_9023_full and Patchwork_18526_full:
### New IGT tests (5) ###
* igt@kms_async_flips@alternate-sync-async-flip:
- Statuses : 1 fail(s) 5 pass(s) 2 skip(s)
- Exec time: [0.0, 3.03] s
* igt@kms_async_flips@async-flip-with-page-flip-events:
- Statuses : 1 fail(s) 5 pass(s) 2 skip(s)
- Exec time: [0.0, 3.0] s
* igt@kms_async_flips@invalid-async-flip:
- Statuses : 6 pass(s) 2 skip(s)
- Exec time: [0.0, 0.19] s
* igt@kms_async_flips@test-cursor:
- Statuses : 6 pass(s) 2 skip(s)
- Exec time: [0.0, 0.03] s
* igt@kms_async_flips@test-time-stamp:
- Statuses : 6 pass(s) 2 skip(s)
- Exec time: [0.0, 0.05] s
Known issues
------------
Here are the changes found in Patchwork_18526_full that come from known issues:
### IGT changes ###
#### Issues hit ####
* igt@gem_ctx_isolation@preservation-s3@bcs0:
- shard-skl: [PASS][6] -> [INCOMPLETE][7] ([i915#198])
[6]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl3/igt@gem_ctx_isolation@preservation-s3@bcs0.html
[7]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl9/igt@gem_ctx_isolation@preservation-s3@bcs0.html
* igt@gem_exec_reloc@basic-many-active@rcs0:
- shard-apl: [PASS][8] -> [FAIL][9] ([i915#1635] / [i915#2389])
[8]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-apl8/igt@gem_exec_reloc@basic-many-active@rcs0.html
[9]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-apl7/igt@gem_exec_reloc@basic-many-active@rcs0.html
* igt@kms_cursor_crc@pipe-a-cursor-128x128-random:
- shard-skl: [PASS][10] -> [FAIL][11] ([i915#54]) +1 similar issue
[10]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl5/igt@kms_cursor_crc@pipe-a-cursor-128x128-random.html
[11]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl8/igt@kms_cursor_crc@pipe-a-cursor-128x128-random.html
- shard-kbl: [PASS][12] -> [FAIL][13] ([i915#54])
[12]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-kbl3/igt@kms_cursor_crc@pipe-a-cursor-128x128-random.html
[13]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-kbl2/igt@kms_cursor_crc@pipe-a-cursor-128x128-random.html
- shard-apl: [PASS][14] -> [FAIL][15] ([i915#1635] / [i915#54])
[14]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-apl4/igt@kms_cursor_crc@pipe-a-cursor-128x128-random.html
[15]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-apl7/igt@kms_cursor_crc@pipe-a-cursor-128x128-random.html
* igt@kms_cursor_edge_walk@pipe-b-256x256-left-edge:
- shard-skl: [PASS][16] -> [DMESG-WARN][17] ([i915#1982]) +41 similar issues
[16]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl9/igt@kms_cursor_edge_walk@pipe-b-256x256-left-edge.html
[17]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl4/igt@kms_cursor_edge_walk@pipe-b-256x256-left-edge.html
* igt@kms_cursor_legacy@cursor-vs-flip-varying-size:
- shard-skl: [PASS][18] -> [SKIP][19] ([fdo#109271]) +1 similar issue
[18]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl8/igt@kms_cursor_legacy@cursor-vs-flip-varying-size.html
[19]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl2/igt@kms_cursor_legacy@cursor-vs-flip-varying-size.html
* igt@kms_flip@flip-vs-expired-vblank@a-edp1:
- shard-skl: [PASS][20] -> [FAIL][21] ([i915#79])
[20]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl7/igt@kms_flip@flip-vs-expired-vblank@a-edp1.html
[21]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl2/igt@kms_flip@flip-vs-expired-vblank@a-edp1.html
* igt@kms_flip@flip-vs-suspend@c-dp1:
- shard-kbl: [PASS][22] -> [DMESG-WARN][23] ([i915#180]) +5 similar issues
[22]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-kbl3/igt@kms_flip@flip-vs-suspend@c-dp1.html
[23]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-kbl7/igt@kms_flip@flip-vs-suspend@c-dp1.html
* igt@kms_flip@plain-flip-ts-check-interruptible@a-edp1:
- shard-skl: [PASS][24] -> [FAIL][25] ([i915#2122])
[24]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl7/igt@kms_flip@plain-flip-ts-check-interruptible@a-edp1.html
[25]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl9/igt@kms_flip@plain-flip-ts-check-interruptible@a-edp1.html
* igt@kms_frontbuffer_tracking@fbc-1p-primscrn-indfb-msflip-blt:
- shard-tglb: [PASS][26] -> [DMESG-WARN][27] ([i915#1982]) +7 similar issues
[26]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-tglb3/igt@kms_frontbuffer_tracking@fbc-1p-primscrn-indfb-msflip-blt.html
[27]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-tglb6/igt@kms_frontbuffer_tracking@fbc-1p-primscrn-indfb-msflip-blt.html
* igt@kms_frontbuffer_tracking@fbc-1p-primscrn-shrfb-plflip-blt:
- shard-iclb: [PASS][28] -> [DMESG-WARN][29] ([i915#1982]) +1 similar issue
[28]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-iclb5/igt@kms_frontbuffer_tracking@fbc-1p-primscrn-shrfb-plflip-blt.html
[29]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-iclb2/igt@kms_frontbuffer_tracking@fbc-1p-primscrn-shrfb-plflip-blt.html
* igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-spr-indfb-draw-render:
- shard-glk: [PASS][30] -> [FAIL][31] ([i915#49])
[30]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-glk3/igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-spr-indfb-draw-render.html
[31]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-glk9/igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-spr-indfb-draw-render.html
* igt@kms_frontbuffer_tracking@fbc-modesetfrombusy:
- shard-kbl: [PASS][32] -> [DMESG-WARN][33] ([i915#1982])
[32]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-kbl7/igt@kms_frontbuffer_tracking@fbc-modesetfrombusy.html
[33]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-kbl3/igt@kms_frontbuffer_tracking@fbc-modesetfrombusy.html
* igt@kms_hdr@bpc-switch:
- shard-skl: [PASS][34] -> [FAIL][35] ([i915#1188])
[34]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl6/igt@kms_hdr@bpc-switch.html
[35]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl10/igt@kms_hdr@bpc-switch.html
* igt@kms_psr2_su@page_flip:
- shard-tglb: [PASS][36] -> [SKIP][37] ([i915#1911])
[36]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-tglb7/igt@kms_psr2_su@page_flip.html
[37]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-tglb1/igt@kms_psr2_su@page_flip.html
* igt@kms_psr@psr2_cursor_render:
- shard-iclb: [PASS][38] -> [SKIP][39] ([fdo#109441]) +3 similar issues
[38]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-iclb2/igt@kms_psr@psr2_cursor_render.html
[39]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-iclb7/igt@kms_psr@psr2_cursor_render.html
* igt@perf@oa-exponents:
- shard-tglb: [PASS][40] -> [SKIP][41] ([i915#405])
[40]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-tglb5/igt@perf@oa-exponents.html
[41]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-tglb1/igt@perf@oa-exponents.html
- shard-glk: [PASS][42] -> [SKIP][43] ([fdo#109271])
[42]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-glk5/igt@perf@oa-exponents.html
[43]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-glk6/igt@perf@oa-exponents.html
- shard-apl: [PASS][44] -> [SKIP][45] ([fdo#109271] / [i915#1635])
[44]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-apl4/igt@perf@oa-exponents.html
[45]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-apl3/igt@perf@oa-exponents.html
- shard-kbl: [PASS][46] -> [SKIP][47] ([fdo#109271])
[46]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-kbl3/igt@perf@oa-exponents.html
[47]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-kbl1/igt@perf@oa-exponents.html
- shard-iclb: [PASS][48] -> [SKIP][49] ([i915#405])
[48]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-iclb1/igt@perf@oa-exponents.html
[49]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-iclb6/igt@perf@oa-exponents.html
- shard-hsw: [PASS][50] -> [SKIP][51] ([fdo#109271])
[50]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-hsw8/igt@perf@oa-exponents.html
[51]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-hsw4/igt@perf@oa-exponents.html
* igt@perf@polling-parameterized:
- shard-skl: [PASS][52] -> [FAIL][53] ([i915#1542])
[52]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl4/igt@perf@polling-parameterized.html
[53]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl10/igt@perf@polling-parameterized.html
* igt@perf@polling-small-buf:
- shard-skl: [PASS][54] -> [FAIL][55] ([i915#1722])
[54]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl1/igt@perf@polling-small-buf.html
[55]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl4/igt@perf@polling-small-buf.html
#### Possible fixes ####
* {igt@core_hotunplug@hotunbind-rebind}:
- shard-iclb: [DMESG-WARN][56] ([i915#1982]) -> [PASS][57]
[56]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-iclb1/igt@core_hotunplug@hotunbind-rebind.html
[57]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-iclb6/igt@core_hotunplug@hotunbind-rebind.html
* igt@gem_exec_reloc@basic-many-active@vecs0:
- shard-glk: [FAIL][58] ([i915#2389]) -> [PASS][59] +2 similar issues
[58]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-glk4/igt@gem_exec_reloc@basic-many-active@vecs0.html
[59]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-glk2/igt@gem_exec_reloc@basic-many-active@vecs0.html
* igt@gen9_exec_parse@allowed-all:
- shard-kbl: [DMESG-WARN][60] ([i915#1436] / [i915#716]) -> [PASS][61]
[60]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-kbl1/igt@gen9_exec_parse@allowed-all.html
[61]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-kbl7/igt@gen9_exec_parse@allowed-all.html
* igt@i915_pm_dc@dc6-psr:
- shard-iclb: [FAIL][62] ([i915#1899]) -> [PASS][63]
[62]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-iclb1/igt@i915_pm_dc@dc6-psr.html
[63]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-iclb2/igt@i915_pm_dc@dc6-psr.html
* igt@kms_cursor_crc@pipe-b-cursor-256x85-random:
- shard-skl: [SKIP][64] ([fdo#109271]) -> [PASS][65] +18 similar issues
[64]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl8/igt@kms_cursor_crc@pipe-b-cursor-256x85-random.html
[65]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl7/igt@kms_cursor_crc@pipe-b-cursor-256x85-random.html
* igt@kms_cursor_legacy@2x-cursor-vs-flip-atomic:
- shard-hsw: [INCOMPLETE][66] ([CI#80]) -> [PASS][67]
[66]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-hsw2/igt@kms_cursor_legacy@2x-cursor-vs-flip-atomic.html
[67]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-hsw8/igt@kms_cursor_legacy@2x-cursor-vs-flip-atomic.html
* igt@kms_flip@2x-dpms-vs-vblank-race@ab-vga1-hdmi-a1:
- shard-hsw: [DMESG-WARN][68] ([i915#1982]) -> [PASS][69]
[68]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-hsw6/igt@kms_flip@2x-dpms-vs-vblank-race@ab-vga1-hdmi-a1.html
[69]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-hsw1/igt@kms_flip@2x-dpms-vs-vblank-race@ab-vga1-hdmi-a1.html
* igt@kms_flip@2x-plain-flip-fb-recreate-interruptible@ab-hdmi-a1-hdmi-a2:
- shard-glk: [FAIL][70] ([i915#2122]) -> [PASS][71]
[70]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-glk5/igt@kms_flip@2x-plain-flip-fb-recreate-interruptible@ab-hdmi-a1-hdmi-a2.html
[71]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-glk5/igt@kms_flip@2x-plain-flip-fb-recreate-interruptible@ab-hdmi-a1-hdmi-a2.html
* igt@kms_flip@flip-vs-suspend-interruptible@a-dp1:
- shard-kbl: [DMESG-WARN][72] ([i915#180]) -> [PASS][73] +4 similar issues
[72]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-kbl7/igt@kms_flip@flip-vs-suspend-interruptible@a-dp1.html
[73]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-kbl6/igt@kms_flip@flip-vs-suspend-interruptible@a-dp1.html
* igt@kms_flip@flip-vs-suspend@a-edp1:
- shard-skl: [DMESG-WARN][74] ([i915#1982]) -> [PASS][75] +45 similar issues
[74]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl3/igt@kms_flip@flip-vs-suspend@a-edp1.html
[75]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl6/igt@kms_flip@flip-vs-suspend@a-edp1.html
- shard-iclb: [INCOMPLETE][76] ([i915#2357]) -> [PASS][77]
[76]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-iclb2/igt@kms_flip@flip-vs-suspend@a-edp1.html
[77]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-iclb5/igt@kms_flip@flip-vs-suspend@a-edp1.html
* igt@kms_flip@plain-flip-ts-check@a-edp1:
- shard-skl: [FAIL][78] ([i915#2122]) -> [PASS][79]
[78]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl10/igt@kms_flip@plain-flip-ts-check@a-edp1.html
[79]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl5/igt@kms_flip@plain-flip-ts-check@a-edp1.html
* igt@kms_frontbuffer_tracking@fbc-rgb565-draw-pwrite:
- shard-kbl: [DMESG-WARN][80] ([i915#1982]) -> [PASS][81]
[80]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-kbl7/igt@kms_frontbuffer_tracking@fbc-rgb565-draw-pwrite.html
[81]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-kbl7/igt@kms_frontbuffer_tracking@fbc-rgb565-draw-pwrite.html
* igt@kms_frontbuffer_tracking@psr-1p-offscren-pri-indfb-draw-mmap-cpu:
- shard-skl: [FAIL][82] ([i915#49]) -> [PASS][83]
[82]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl7/igt@kms_frontbuffer_tracking@psr-1p-offscren-pri-indfb-draw-mmap-cpu.html
[83]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl2/igt@kms_frontbuffer_tracking@psr-1p-offscren-pri-indfb-draw-mmap-cpu.html
* igt@kms_frontbuffer_tracking@psr-1p-primscrn-pri-shrfb-draw-render:
- shard-tglb: [DMESG-WARN][84] ([i915#1982]) -> [PASS][85] +4 similar issues
[84]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-tglb1/igt@kms_frontbuffer_tracking@psr-1p-primscrn-pri-shrfb-draw-render.html
[85]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-tglb5/igt@kms_frontbuffer_tracking@psr-1p-primscrn-pri-shrfb-draw-render.html
* igt@kms_hdr@bpc-switch-dpms:
- shard-skl: [FAIL][86] ([i915#1188]) -> [PASS][87]
[86]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl6/igt@kms_hdr@bpc-switch-dpms.html
[87]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl8/igt@kms_hdr@bpc-switch-dpms.html
* igt@kms_plane_alpha_blend@pipe-a-constant-alpha-min:
- shard-skl: [FAIL][88] ([fdo#108145] / [i915#265]) -> [PASS][89]
[88]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl7/igt@kms_plane_alpha_blend@pipe-a-constant-alpha-min.html
[89]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl10/igt@kms_plane_alpha_blend@pipe-a-constant-alpha-min.html
* igt@kms_plane_alpha_blend@pipe-c-coverage-7efc:
- shard-skl: [DMESG-FAIL][90] ([fdo#108145] / [i915#1982]) -> [PASS][91]
[90]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl2/igt@kms_plane_alpha_blend@pipe-c-coverage-7efc.html
[91]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl2/igt@kms_plane_alpha_blend@pipe-c-coverage-7efc.html
* igt@kms_psr2_su@frontbuffer:
- shard-iclb: [SKIP][92] ([fdo#109642] / [fdo#111068]) -> [PASS][93]
[92]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-iclb1/igt@kms_psr2_su@frontbuffer.html
[93]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-iclb2/igt@kms_psr2_su@frontbuffer.html
* igt@kms_psr@psr2_suspend:
- shard-iclb: [SKIP][94] ([fdo#109441]) -> [PASS][95] +2 similar issues
[94]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-iclb7/igt@kms_psr@psr2_suspend.html
[95]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-iclb2/igt@kms_psr@psr2_suspend.html
* igt@kms_setmode@invalid-clone-single-crtc:
- shard-skl: [WARN][96] ([i915#2100]) -> [PASS][97]
[96]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl8/igt@kms_setmode@invalid-clone-single-crtc.html
[97]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl5/igt@kms_setmode@invalid-clone-single-crtc.html
* igt@kms_vblank@pipe-c-query-forked-hang:
- shard-apl: [DMESG-WARN][98] ([i915#1635] / [i915#1982]) -> [PASS][99]
[98]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-apl7/igt@kms_vblank@pipe-c-query-forked-hang.html
[99]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-apl4/igt@kms_vblank@pipe-c-query-forked-hang.html
* igt@perf@polling-parameterized:
- shard-kbl: [FAIL][100] ([i915#1542]) -> [PASS][101]
[100]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-kbl2/igt@perf@polling-parameterized.html
[101]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-kbl4/igt@perf@polling-parameterized.html
#### Warnings ####
* igt@i915_pm_dc@dc6-psr:
- shard-skl: [FAIL][102] ([i915#1899]) -> [FAIL][103] ([i915#454])
[102]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl1/igt@i915_pm_dc@dc6-psr.html
[103]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl3/igt@i915_pm_dc@dc6-psr.html
* igt@kms_color@pipe-a-ctm-green-to-red:
- shard-skl: [SKIP][104] ([fdo#109271]) -> [DMESG-WARN][105] ([i915#1982])
[104]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl8/igt@kms_color@pipe-a-ctm-green-to-red.html
[105]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl7/igt@kms_color@pipe-a-ctm-green-to-red.html
* igt@kms_flip@flip-vs-expired-vblank-interruptible@a-edp1:
- shard-skl: [DMESG-FAIL][106] ([i915#1982]) -> [DMESG-WARN][107] ([i915#1982])
[106]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl9/igt@kms_flip@flip-vs-expired-vblank-interruptible@a-edp1.html
[107]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl5/igt@kms_flip@flip-vs-expired-vblank-interruptible@a-edp1.html
* igt@kms_plane_alpha_blend@pipe-a-alpha-7efc:
- shard-skl: [FAIL][108] ([fdo#108145] / [i915#265]) -> [DMESG-FAIL][109] ([fdo#108145] / [i915#1982]) +1 similar issue
[108]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl6/igt@kms_plane_alpha_blend@pipe-a-alpha-7efc.html
[109]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl8/igt@kms_plane_alpha_blend@pipe-a-alpha-7efc.html
* igt@kms_plane_alpha_blend@pipe-b-coverage-7efc:
- shard-skl: [SKIP][110] ([fdo#109271]) -> [FAIL][111] ([fdo#108145] / [i915#265])
[110]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl8/igt@kms_plane_alpha_blend@pipe-b-coverage-7efc.html
[111]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl6/igt@kms_plane_alpha_blend@pipe-b-coverage-7efc.html
* igt@kms_plane_alpha_blend@pipe-c-alpha-7efc:
- shard-skl: [DMESG-FAIL][112] ([fdo#108145] / [i915#1982]) -> [FAIL][113] ([fdo#108145] / [i915#265])
[112]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl3/igt@kms_plane_alpha_blend@pipe-c-alpha-7efc.html
[113]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/shard-skl9/igt@kms_plane_alpha_blend@pipe-c-alpha-7efc.html
{name}: This element is suppressed. This means it is ignored when computing
the status of the difference (SUCCESS, WARNING, or FAILURE).
[CI#80]: https://gitlab.freedesktop.org/gfx-ci/i915-infra/issues/80
[fdo#108145]: https://bugs.freedesktop.org/show_bug.cgi?id=108145
[fdo#109271]: https://bugs.freedesktop.org/show_bug.cgi?id=109271
[fdo#109441]: https://bugs.freedesktop.org/show_bug.cgi?id=109441
[fdo#109642]: https://bugs.freedesktop.org/show_bug.cgi?id=109642
[fdo#111068]: https://bugs.freedesktop.org/show_bug.cgi?id=111068
[i915#1188]: https://gitlab.freedesktop.org/drm/intel/issues/1188
[i915#1436]: https://gitlab.freedesktop.org/drm/intel/issues/1436
[i915#1542]: https://gitlab.freedesktop.org/drm/intel/issues/1542
[i915#1635]: https://gitlab.freedesktop.org/drm/intel/issues/1635
[i915#1722]: https://gitlab.freedesktop.org/drm/intel/issues/1722
[i915#180]: https://gitlab.freedesktop.org/drm/intel/issues/180
[i915#1899]: https://gitlab.freedesktop.org/drm/intel/issues/1899
[i915#1911]: https://gitlab.freedesktop.org/drm/intel/issues/1911
[i915#198]: https://gitlab.freedesktop.org/drm/intel/issues/198
[i915#1982]: https://gitlab.freedesktop.org/drm/intel/issues/1982
[i915#2100]: https://gitlab.freedesktop.org/drm/intel/issues/2100
[i915#2122]: https://gitlab.freedesktop.org/drm/intel/issues/2122
[i915#2357]: https://gitlab.freedesktop.org/drm/intel/issues/2357
[i915#2389]: https://gitlab.freedesktop.org/drm/intel/issues/2389
[i915#2469]: https://gitlab.freedesktop.org/drm/intel/issues/2469
[i915#2476]: https://gitlab.freedesktop.org/drm/intel/issues/2476
[i915#265]: https://gitlab.freedesktop.org/drm/intel/issues/265
[i915#405]: https://gitlab.freedesktop.org/drm/intel/issues/405
[i915#454]: https://gitlab.freedesktop.org/drm/intel/issues/454
[i915#49]: https://gitlab.freedesktop.org/drm/intel/issues/49
[i915#54]: https://gitlab.freedesktop.org/drm/intel/issues/54
[i915#716]: https://gitlab.freedesktop.org/drm/intel/issues/716
[i915#79]: https://gitlab.freedesktop.org/drm/intel/issues/79
Participating hosts (11 -> 11)
------------------------------
No changes in participating hosts
Build changes
-------------
* IGT: IGT_5787 -> IGTPW_4988
* Linux: CI_DRM_9023 -> Patchwork_18526
CI-20190529: 20190529
CI_DRM_9023: 5887fa2d8b9b7f6a278f9a1bc8642cb9d5d0279a @ git://anongit.freedesktop.org/gfx-ci/linux
IGTPW_4988: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4988/index.html
IGT_5787: 0ec962017c8131de14e0cb038f7f76b1f17ed637 @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools
Patchwork_18526: 79032b6d461ac6dcc23f8230e55c7b2d1b1c201a @ git://anongit.freedesktop.org/gfx-ci/linux
piglit_4509: fdc5a4ca11124ab8413c7988896eec4c97336694 @ git://anongit.freedesktop.org/piglit
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18526/index.html
[-- Attachment #1.2: Type: text/html, Size: 30201 bytes --]
[-- Attachment #2: Type: text/plain, Size: 160 bytes --]
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread* [Intel-gfx] ✗ Fi.CI.SPARSE: warning for Asynchronous flip implementation for i915 (rev11)
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
` (16 preceding siblings ...)
(?)
@ 2020-09-18 9:58 ` Patchwork
-1 siblings, 0 replies; 54+ messages in thread
From: Patchwork @ 2020-09-18 9:58 UTC (permalink / raw)
To: Karthik B S; +Cc: intel-gfx
== Series Details ==
Series: Asynchronous flip implementation for i915 (rev11)
URL : https://patchwork.freedesktop.org/series/74386/
State : warning
== Summary ==
$ dim sparse --fast origin/drm-tip
Sparse version: v0.6.2
Fast mode used, each commit won't be checked separately.
-
+drivers/gpu/drm/i915/gt/intel_reset.c:1311:5: warning: context imbalance in 'intel_gt_reset_trylock' - different lock contexts for basic block
+drivers/gpu/drm/i915/gvt/mmio.c:290:23: warning: memcpy with byte count of 279040
+drivers/gpu/drm/i915/i915_perf.c:1440:15: warning: memset with byte count of 16777216
+drivers/gpu/drm/i915/i915_perf.c:1494:15: warning: memset with byte count of 16777216
+./include/linux/seqlock.h:752:24: warning: trying to copy expression type 31
+./include/linux/seqlock.h:778:16: warning: trying to copy expression type 31
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'fwtable_read16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'fwtable_read32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'fwtable_read64' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'fwtable_read8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'fwtable_write16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'fwtable_write32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'fwtable_write8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen11_fwtable_read16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen11_fwtable_read32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen11_fwtable_read64' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen11_fwtable_read8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen11_fwtable_write16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen11_fwtable_write32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen11_fwtable_write8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen12_fwtable_read16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen12_fwtable_read32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen12_fwtable_read64' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen12_fwtable_read8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen12_fwtable_write16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen12_fwtable_write32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen12_fwtable_write8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen6_read16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen6_read32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen6_read64' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen6_read8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen6_write16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen6_write32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen6_write8' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen8_write16' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen8_write32' - different lock contexts for basic block
+./include/linux/spinlock.h:409:9: warning: context imbalance in 'gen8_write8' - different lock contexts for basic block
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread* [Intel-gfx] ✓ Fi.CI.BAT: success for Asynchronous flip implementation for i915 (rev11)
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
` (17 preceding siblings ...)
(?)
@ 2020-09-18 10:22 ` Patchwork
-1 siblings, 0 replies; 54+ messages in thread
From: Patchwork @ 2020-09-18 10:22 UTC (permalink / raw)
To: Karthik B S; +Cc: intel-gfx
[-- Attachment #1.1: Type: text/plain, Size: 7527 bytes --]
== Series Details ==
Series: Asynchronous flip implementation for i915 (rev11)
URL : https://patchwork.freedesktop.org/series/74386/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_9023 -> Patchwork_18528
====================================================
Summary
-------
**SUCCESS**
No regressions found.
External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/index.html
Known issues
------------
Here are the changes found in Patchwork_18528 that come from known issues:
### IGT changes ###
#### Issues hit ####
* igt@debugfs_test@read_all_entries:
- fi-tgl-y: [PASS][1] -> [DMESG-WARN][2] ([i915#1982]) +3 similar issues
[1]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-tgl-y/igt@debugfs_test@read_all_entries.html
[2]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/fi-tgl-y/igt@debugfs_test@read_all_entries.html
* igt@gem_flink_basic@double-flink:
- fi-tgl-y: [PASS][3] -> [DMESG-WARN][4] ([i915#402]) +1 similar issue
[3]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-tgl-y/igt@gem_flink_basic@double-flink.html
[4]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/fi-tgl-y/igt@gem_flink_basic@double-flink.html
* igt@i915_pm_rpm@basic-pci-d3-state:
- fi-byt-j1900: [PASS][5] -> [DMESG-WARN][6] ([i915#1982])
[5]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-byt-j1900/igt@i915_pm_rpm@basic-pci-d3-state.html
[6]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/fi-byt-j1900/igt@i915_pm_rpm@basic-pci-d3-state.html
#### Possible fixes ####
* igt@gem_flink_basic@flink-lifetime:
- fi-tgl-y: [DMESG-WARN][7] ([i915#402]) -> [PASS][8]
[7]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-tgl-y/igt@gem_flink_basic@flink-lifetime.html
[8]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/fi-tgl-y/igt@gem_flink_basic@flink-lifetime.html
* igt@kms_busy@basic@flip:
- fi-kbl-x1275: [DMESG-WARN][9] ([i915#62] / [i915#92] / [i915#95]) -> [PASS][10] +1 similar issue
[9]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-kbl-x1275/igt@kms_busy@basic@flip.html
[10]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/fi-kbl-x1275/igt@kms_busy@basic@flip.html
* igt@kms_cursor_legacy@basic-busy-flip-before-cursor-atomic:
- {fi-kbl-7560u}: [DMESG-WARN][11] ([i915#1982]) -> [PASS][12]
[11]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-kbl-7560u/igt@kms_cursor_legacy@basic-busy-flip-before-cursor-atomic.html
[12]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/fi-kbl-7560u/igt@kms_cursor_legacy@basic-busy-flip-before-cursor-atomic.html
- fi-bsw-kefka: [DMESG-WARN][13] ([i915#1982]) -> [PASS][14]
[13]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-bsw-kefka/igt@kms_cursor_legacy@basic-busy-flip-before-cursor-atomic.html
[14]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/fi-bsw-kefka/igt@kms_cursor_legacy@basic-busy-flip-before-cursor-atomic.html
* igt@kms_flip@basic-flip-vs-wf_vblank@b-edp1:
- fi-icl-u2: [DMESG-WARN][15] ([i915#1982]) -> [PASS][16] +1 similar issue
[15]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-icl-u2/igt@kms_flip@basic-flip-vs-wf_vblank@b-edp1.html
[16]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/fi-icl-u2/igt@kms_flip@basic-flip-vs-wf_vblank@b-edp1.html
* igt@kms_pipe_crc_basic@read-crc-pipe-c:
- fi-tgl-y: [DMESG-WARN][17] ([i915#1982]) -> [PASS][18] +1 similar issue
[17]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-tgl-y/igt@kms_pipe_crc_basic@read-crc-pipe-c.html
[18]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/fi-tgl-y/igt@kms_pipe_crc_basic@read-crc-pipe-c.html
#### Warnings ####
* igt@gem_exec_suspend@basic-s3:
- fi-tgl-y: [DMESG-WARN][19] ([i915#2411]) -> [DMESG-WARN][20] ([i915#2411] / [i915#402])
[19]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-tgl-y/igt@gem_exec_suspend@basic-s3.html
[20]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/fi-tgl-y/igt@gem_exec_suspend@basic-s3.html
* igt@i915_pm_rpm@module-reload:
- fi-kbl-x1275: [DMESG-FAIL][21] ([i915#62]) -> [DMESG-FAIL][22] ([i915#62] / [i915#95])
[21]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-kbl-x1275/igt@i915_pm_rpm@module-reload.html
[22]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/fi-kbl-x1275/igt@i915_pm_rpm@module-reload.html
* igt@kms_force_connector_basic@force-edid:
- fi-kbl-x1275: [DMESG-WARN][23] ([i915#62] / [i915#92] / [i915#95]) -> [DMESG-WARN][24] ([i915#62] / [i915#92]) +4 similar issues
[23]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-kbl-x1275/igt@kms_force_connector_basic@force-edid.html
[24]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/fi-kbl-x1275/igt@kms_force_connector_basic@force-edid.html
* igt@kms_pipe_crc_basic@compare-crc-sanitycheck-pipe-c:
- fi-kbl-x1275: [DMESG-WARN][25] ([i915#62] / [i915#92]) -> [DMESG-WARN][26] ([i915#62] / [i915#92] / [i915#95]) +2 similar issues
[25]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/fi-kbl-x1275/igt@kms_pipe_crc_basic@compare-crc-sanitycheck-pipe-c.html
[26]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/fi-kbl-x1275/igt@kms_pipe_crc_basic@compare-crc-sanitycheck-pipe-c.html
{name}: This element is suppressed. This means it is ignored when computing
the status of the difference (SUCCESS, WARNING, or FAILURE).
[i915#1982]: https://gitlab.freedesktop.org/drm/intel/issues/1982
[i915#2411]: https://gitlab.freedesktop.org/drm/intel/issues/2411
[i915#289]: https://gitlab.freedesktop.org/drm/intel/issues/289
[i915#402]: https://gitlab.freedesktop.org/drm/intel/issues/402
[i915#62]: https://gitlab.freedesktop.org/drm/intel/issues/62
[i915#92]: https://gitlab.freedesktop.org/drm/intel/issues/92
[i915#95]: https://gitlab.freedesktop.org/drm/intel/issues/95
[k.org#205379]: https://bugzilla.kernel.org/show_bug.cgi?id=205379
Participating hosts (46 -> 40)
------------------------------
Missing (6): fi-ilk-m540 fi-byt-squawks fi-bsw-cyan fi-ctg-p8600 fi-byt-clapper fi-bdw-samus
Build changes
-------------
* IGT: IGT_5787 -> IGTPW_4988
* Linux: CI_DRM_9023 -> Patchwork_18528
CI-20190529: 20190529
CI_DRM_9023: 5887fa2d8b9b7f6a278f9a1bc8642cb9d5d0279a @ git://anongit.freedesktop.org/gfx-ci/linux
IGTPW_4988: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4988/index.html
IGT_5787: 0ec962017c8131de14e0cb038f7f76b1f17ed637 @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools
Patchwork_18528: 0f70514752c9d4caa123764ace716563533373e6 @ git://anongit.freedesktop.org/gfx-ci/linux
== Linux commits ==
0f70514752c9 drm/i915: Enable async flips in i915
64042f6fcb88 Documentation/gpu: Add asynchronous flip documentation for i915
813ae09aa1e4 drm/i915: WA for platforms with double buffered address update enable bit
90b1642aa053 drm/i915: Add dedicated plane hook for async flip case
dff43b85e2e6 drm/i915: Do not call drm_crtc_arm_vblank_event in async flips
fc7187c3e9c7 drm/i915: Add checks specific to async flips
9c76c8d4938f drm/i915: Add support for async flips in I915
a1af6213429d drm/i915: Add enable/disable flip done and flip done handler
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/index.html
[-- Attachment #1.2: Type: text/html, Size: 9744 bytes --]
[-- Attachment #2: Type: text/plain, Size: 160 bytes --]
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread* [Intel-gfx] ✗ Fi.CI.IGT: failure for Asynchronous flip implementation for i915 (rev11)
2020-09-16 15:08 ` [Intel-gfx] " Karthik B S
` (18 preceding siblings ...)
(?)
@ 2020-09-18 12:17 ` Patchwork
-1 siblings, 0 replies; 54+ messages in thread
From: Patchwork @ 2020-09-18 12:17 UTC (permalink / raw)
To: Karthik B S; +Cc: intel-gfx
[-- Attachment #1.1: Type: text/plain, Size: 25396 bytes --]
== Series Details ==
Series: Asynchronous flip implementation for i915 (rev11)
URL : https://patchwork.freedesktop.org/series/74386/
State : failure
== Summary ==
CI Bug Log - changes from CI_DRM_9023_full -> Patchwork_18528_full
====================================================
Summary
-------
**FAILURE**
Serious unknown changes coming with Patchwork_18528_full absolutely need to be
verified manually.
If you think the reported changes have nothing to do with the changes
introduced in Patchwork_18528_full, please notify your bug team to allow them
to document this new failure mode, which will reduce false positives in CI.
Possible new issues
-------------------
Here are the unknown changes that may have been introduced in Patchwork_18528_full:
### IGT changes ###
#### Possible regressions ####
* igt@gem_pipe_control_store_loop@fresh-buffer:
- shard-tglb: [PASS][1] -> [INCOMPLETE][2]
[1]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-tglb5/igt@gem_pipe_control_store_loop@fresh-buffer.html
[2]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-tglb2/igt@gem_pipe_control_store_loop@fresh-buffer.html
* {igt@kms_async_flips@async-flip-with-page-flip-events} (NEW):
- shard-kbl: NOTRUN -> [FAIL][3]
[3]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-kbl1/igt@kms_async_flips@async-flip-with-page-flip-events.html
- shard-glk: NOTRUN -> [FAIL][4]
[4]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-glk5/igt@kms_async_flips@async-flip-with-page-flip-events.html
- shard-skl: NOTRUN -> [FAIL][5]
[5]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-skl2/igt@kms_async_flips@async-flip-with-page-flip-events.html
New tests
---------
New tests have been introduced between CI_DRM_9023_full and Patchwork_18528_full:
### New IGT tests (5) ###
* igt@kms_async_flips@alternate-sync-async-flip:
- Statuses : 6 pass(s) 2 skip(s)
- Exec time: [0.0, 3.03] s
* igt@kms_async_flips@async-flip-with-page-flip-events:
- Statuses : 3 fail(s) 3 pass(s) 2 skip(s)
- Exec time: [0.0, 3.00] s
* igt@kms_async_flips@invalid-async-flip:
- Statuses : 6 pass(s) 2 skip(s)
- Exec time: [0.0, 0.19] s
* igt@kms_async_flips@test-cursor:
- Statuses : 6 pass(s) 2 skip(s)
- Exec time: [0.0, 0.03] s
* igt@kms_async_flips@test-time-stamp:
- Statuses : 6 pass(s) 2 skip(s)
- Exec time: [0.0, 0.05] s
Known issues
------------
Here are the changes found in Patchwork_18528_full that come from known issues:
### IGT changes ###
#### Issues hit ####
* igt@gem_exec_reloc@basic-many-active@rcs0:
- shard-apl: [PASS][6] -> [FAIL][7] ([i915#1635] / [i915#2389])
[6]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-apl8/igt@gem_exec_reloc@basic-many-active@rcs0.html
[7]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-apl8/igt@gem_exec_reloc@basic-many-active@rcs0.html
* igt@gem_userptr_blits@sync-unmap-cycles:
- shard-skl: [PASS][8] -> [TIMEOUT][9] ([i915#1958] / [i915#2424])
[8]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl2/igt@gem_userptr_blits@sync-unmap-cycles.html
[9]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-skl3/igt@gem_userptr_blits@sync-unmap-cycles.html
* igt@i915_selftest@mock@contexts:
- shard-apl: [PASS][10] -> [INCOMPLETE][11] ([i915#1635] / [i915#2278])
[10]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-apl7/igt@i915_selftest@mock@contexts.html
[11]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-apl4/igt@i915_selftest@mock@contexts.html
* igt@kms_big_fb@y-tiled-64bpp-rotate-0:
- shard-apl: [PASS][12] -> [DMESG-WARN][13] ([i915#1635] / [i915#1982])
[12]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-apl1/igt@kms_big_fb@y-tiled-64bpp-rotate-0.html
[13]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-apl1/igt@kms_big_fb@y-tiled-64bpp-rotate-0.html
* igt@kms_cursor_crc@pipe-a-cursor-128x128-random:
- shard-skl: [PASS][14] -> [FAIL][15] ([i915#54])
[14]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl5/igt@kms_cursor_crc@pipe-a-cursor-128x128-random.html
[15]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-skl7/igt@kms_cursor_crc@pipe-a-cursor-128x128-random.html
- shard-kbl: [PASS][16] -> [FAIL][17] ([i915#54])
[16]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-kbl3/igt@kms_cursor_crc@pipe-a-cursor-128x128-random.html
[17]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-kbl7/igt@kms_cursor_crc@pipe-a-cursor-128x128-random.html
- shard-apl: [PASS][18] -> [FAIL][19] ([i915#1635] / [i915#54])
[18]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-apl4/igt@kms_cursor_crc@pipe-a-cursor-128x128-random.html
[19]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-apl3/igt@kms_cursor_crc@pipe-a-cursor-128x128-random.html
* igt@kms_cursor_crc@pipe-a-cursor-suspend:
- shard-kbl: [PASS][20] -> [DMESG-WARN][21] ([i915#180]) +6 similar issues
[20]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-kbl7/igt@kms_cursor_crc@pipe-a-cursor-suspend.html
[21]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-kbl1/igt@kms_cursor_crc@pipe-a-cursor-suspend.html
* igt@kms_cursor_edge_walk@pipe-b-256x256-left-edge:
- shard-skl: [PASS][22] -> [DMESG-WARN][23] ([i915#1982]) +48 similar issues
[22]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl9/igt@kms_cursor_edge_walk@pipe-b-256x256-left-edge.html
[23]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-skl4/igt@kms_cursor_edge_walk@pipe-b-256x256-left-edge.html
* igt@kms_cursor_legacy@cursor-vs-flip-varying-size:
- shard-skl: [PASS][24] -> [SKIP][25] ([fdo#109271]) +1 similar issue
[24]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl8/igt@kms_cursor_legacy@cursor-vs-flip-varying-size.html
[25]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-skl7/igt@kms_cursor_legacy@cursor-vs-flip-varying-size.html
* igt@kms_flip@2x-flip-vs-expired-vblank-interruptible@ab-hdmi-a1-hdmi-a2:
- shard-glk: [PASS][26] -> [FAIL][27] ([i915#79])
[26]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-glk2/igt@kms_flip@2x-flip-vs-expired-vblank-interruptible@ab-hdmi-a1-hdmi-a2.html
[27]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-glk8/igt@kms_flip@2x-flip-vs-expired-vblank-interruptible@ab-hdmi-a1-hdmi-a2.html
* igt@kms_flip@plain-flip-fb-recreate-interruptible@b-edp1:
- shard-skl: [PASS][28] -> [FAIL][29] ([i915#2122])
[28]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl4/igt@kms_flip@plain-flip-fb-recreate-interruptible@b-edp1.html
[29]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-skl6/igt@kms_flip@plain-flip-fb-recreate-interruptible@b-edp1.html
* igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-spr-indfb-draw-render:
- shard-glk: [PASS][30] -> [FAIL][31] ([i915#49])
[30]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-glk3/igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-spr-indfb-draw-render.html
[31]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-glk1/igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-spr-indfb-draw-render.html
* igt@kms_frontbuffer_tracking@fbc-modesetfrombusy:
- shard-kbl: [PASS][32] -> [DMESG-WARN][33] ([i915#1982])
[32]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-kbl7/igt@kms_frontbuffer_tracking@fbc-modesetfrombusy.html
[33]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-kbl3/igt@kms_frontbuffer_tracking@fbc-modesetfrombusy.html
* igt@kms_frontbuffer_tracking@psr-1p-primscrn-spr-indfb-draw-pwrite:
- shard-tglb: [PASS][34] -> [DMESG-WARN][35] ([i915#1982]) +3 similar issues
[34]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-tglb6/igt@kms_frontbuffer_tracking@psr-1p-primscrn-spr-indfb-draw-pwrite.html
[35]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-tglb7/igt@kms_frontbuffer_tracking@psr-1p-primscrn-spr-indfb-draw-pwrite.html
* igt@kms_hdr@bpc-switch-suspend:
- shard-skl: [PASS][36] -> [FAIL][37] ([i915#1188]) +1 similar issue
[36]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl8/igt@kms_hdr@bpc-switch-suspend.html
[37]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-skl8/igt@kms_hdr@bpc-switch-suspend.html
* igt@kms_pipe_crc_basic@read-crc-pipe-a:
- shard-skl: [PASS][38] -> [FAIL][39] ([i915#53])
[38]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl5/igt@kms_pipe_crc_basic@read-crc-pipe-a.html
[39]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-skl7/igt@kms_pipe_crc_basic@read-crc-pipe-a.html
* igt@kms_psr2_su@page_flip:
- shard-tglb: [PASS][40] -> [SKIP][41] ([i915#1911])
[40]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-tglb7/igt@kms_psr2_su@page_flip.html
[41]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-tglb8/igt@kms_psr2_su@page_flip.html
* igt@kms_psr@psr2_cursor_render:
- shard-iclb: [PASS][42] -> [SKIP][43] ([fdo#109441]) +2 similar issues
[42]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-iclb2/igt@kms_psr@psr2_cursor_render.html
[43]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-iclb6/igt@kms_psr@psr2_cursor_render.html
* igt@perf@oa-exponents:
- shard-tglb: [PASS][44] -> [SKIP][45] ([i915#405])
[44]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-tglb5/igt@perf@oa-exponents.html
[45]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-tglb8/igt@perf@oa-exponents.html
- shard-glk: [PASS][46] -> [SKIP][47] ([fdo#109271])
[46]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-glk5/igt@perf@oa-exponents.html
[47]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-glk2/igt@perf@oa-exponents.html
- shard-apl: [PASS][48] -> [SKIP][49] ([fdo#109271] / [i915#1635])
[48]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-apl4/igt@perf@oa-exponents.html
[49]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-apl7/igt@perf@oa-exponents.html
- shard-kbl: [PASS][50] -> [SKIP][51] ([fdo#109271])
[50]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-kbl3/igt@perf@oa-exponents.html
[51]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-kbl4/igt@perf@oa-exponents.html
- shard-iclb: [PASS][52] -> [SKIP][53] ([i915#405])
[52]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-iclb1/igt@perf@oa-exponents.html
[53]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-iclb4/igt@perf@oa-exponents.html
- shard-hsw: [PASS][54] -> [SKIP][55] ([fdo#109271])
[54]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-hsw8/igt@perf@oa-exponents.html
[55]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-hsw7/igt@perf@oa-exponents.html
* igt@perf@polling-small-buf:
- shard-skl: [PASS][56] -> [FAIL][57] ([i915#1722])
[56]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl1/igt@perf@polling-small-buf.html
[57]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-skl10/igt@perf@polling-small-buf.html
* igt@perf_pmu@module-unload:
- shard-iclb: [PASS][58] -> [DMESG-WARN][59] ([i915#1982])
[58]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-iclb3/igt@perf_pmu@module-unload.html
[59]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-iclb3/igt@perf_pmu@module-unload.html
#### Possible fixes ####
* {igt@core_hotunplug@hotunbind-rebind}:
- shard-iclb: [DMESG-WARN][60] ([i915#1982]) -> [PASS][61]
[60]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-iclb1/igt@core_hotunplug@hotunbind-rebind.html
[61]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-iclb8/igt@core_hotunplug@hotunbind-rebind.html
* igt@gem_ctx_isolation@preservation-s3@vecs0:
- shard-skl: [INCOMPLETE][62] ([i915#198]) -> [PASS][63]
[62]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl3/igt@gem_ctx_isolation@preservation-s3@vecs0.html
[63]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-skl5/igt@gem_ctx_isolation@preservation-s3@vecs0.html
* igt@gen9_exec_parse@allowed-all:
- shard-kbl: [DMESG-WARN][64] ([i915#1436] / [i915#716]) -> [PASS][65]
[64]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-kbl1/igt@gen9_exec_parse@allowed-all.html
[65]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-kbl6/igt@gen9_exec_parse@allowed-all.html
* igt@i915_pm_dc@dc6-psr:
- shard-iclb: [FAIL][66] ([i915#1899]) -> [PASS][67]
[66]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-iclb1/igt@i915_pm_dc@dc6-psr.html
[67]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-iclb1/igt@i915_pm_dc@dc6-psr.html
* igt@kms_cursor_crc@pipe-b-cursor-256x85-random:
- shard-skl: [SKIP][68] ([fdo#109271]) -> [PASS][69] +19 similar issues
[68]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl8/igt@kms_cursor_crc@pipe-b-cursor-256x85-random.html
[69]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-skl8/igt@kms_cursor_crc@pipe-b-cursor-256x85-random.html
* igt@kms_cursor_legacy@2x-cursor-vs-flip-atomic:
- shard-hsw: [INCOMPLETE][70] ([CI#80]) -> [PASS][71]
[70]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-hsw2/igt@kms_cursor_legacy@2x-cursor-vs-flip-atomic.html
[71]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-hsw1/igt@kms_cursor_legacy@2x-cursor-vs-flip-atomic.html
* igt@kms_cursor_legacy@2x-long-cursor-vs-flip-legacy:
- shard-hsw: [FAIL][72] ([i915#96]) -> [PASS][73]
[72]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-hsw8/igt@kms_cursor_legacy@2x-long-cursor-vs-flip-legacy.html
[73]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-hsw2/igt@kms_cursor_legacy@2x-long-cursor-vs-flip-legacy.html
* igt@kms_flip@2x-dpms-vs-vblank-race@ab-vga1-hdmi-a1:
- shard-hsw: [DMESG-WARN][74] ([i915#1982]) -> [PASS][75]
[74]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-hsw6/igt@kms_flip@2x-dpms-vs-vblank-race@ab-vga1-hdmi-a1.html
[75]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-hsw2/igt@kms_flip@2x-dpms-vs-vblank-race@ab-vga1-hdmi-a1.html
* igt@kms_flip@2x-plain-flip-fb-recreate-interruptible@ab-hdmi-a1-hdmi-a2:
- shard-glk: [FAIL][76] ([i915#2122]) -> [PASS][77]
[76]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-glk5/igt@kms_flip@2x-plain-flip-fb-recreate-interruptible@ab-hdmi-a1-hdmi-a2.html
[77]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-glk4/igt@kms_flip@2x-plain-flip-fb-recreate-interruptible@ab-hdmi-a1-hdmi-a2.html
* igt@kms_flip@flip-vs-suspend-interruptible@a-dp1:
- shard-kbl: [DMESG-WARN][78] ([i915#180]) -> [PASS][79] +4 similar issues
[78]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-kbl7/igt@kms_flip@flip-vs-suspend-interruptible@a-dp1.html
[79]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-kbl6/igt@kms_flip@flip-vs-suspend-interruptible@a-dp1.html
* igt@kms_flip@flip-vs-suspend@a-edp1:
- shard-skl: [DMESG-WARN][80] ([i915#1982]) -> [PASS][81] +45 similar issues
[80]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl3/igt@kms_flip@flip-vs-suspend@a-edp1.html
[81]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-skl1/igt@kms_flip@flip-vs-suspend@a-edp1.html
- shard-iclb: [INCOMPLETE][82] ([i915#2357]) -> [PASS][83]
[82]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-iclb2/igt@kms_flip@flip-vs-suspend@a-edp1.html
[83]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-iclb6/igt@kms_flip@flip-vs-suspend@a-edp1.html
* igt@kms_flip@plain-flip-ts-check@a-edp1:
- shard-skl: [FAIL][84] ([i915#2122]) -> [PASS][85]
[84]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl10/igt@kms_flip@plain-flip-ts-check@a-edp1.html
[85]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-skl9/igt@kms_flip@plain-flip-ts-check@a-edp1.html
* igt@kms_frontbuffer_tracking@fbc-rgb565-draw-pwrite:
- shard-kbl: [DMESG-WARN][86] ([i915#1982]) -> [PASS][87]
[86]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-kbl7/igt@kms_frontbuffer_tracking@fbc-rgb565-draw-pwrite.html
[87]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-kbl2/igt@kms_frontbuffer_tracking@fbc-rgb565-draw-pwrite.html
* igt@kms_frontbuffer_tracking@psr-1p-offscren-pri-indfb-draw-mmap-cpu:
- shard-skl: [FAIL][88] ([i915#49]) -> [PASS][89]
[88]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl7/igt@kms_frontbuffer_tracking@psr-1p-offscren-pri-indfb-draw-mmap-cpu.html
[89]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-skl7/igt@kms_frontbuffer_tracking@psr-1p-offscren-pri-indfb-draw-mmap-cpu.html
* igt@kms_frontbuffer_tracking@psr-1p-primscrn-pri-shrfb-draw-render:
- shard-tglb: [DMESG-WARN][90] ([i915#1982]) -> [PASS][91] +4 similar issues
[90]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-tglb1/igt@kms_frontbuffer_tracking@psr-1p-primscrn-pri-shrfb-draw-render.html
[91]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-tglb1/igt@kms_frontbuffer_tracking@psr-1p-primscrn-pri-shrfb-draw-render.html
* igt@kms_hdr@bpc-switch-dpms:
- shard-skl: [FAIL][92] ([i915#1188]) -> [PASS][93]
[92]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl6/igt@kms_hdr@bpc-switch-dpms.html
[93]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-skl7/igt@kms_hdr@bpc-switch-dpms.html
* igt@kms_psr@psr2_sprite_plane_move:
- shard-iclb: [SKIP][94] ([fdo#109441]) -> [PASS][95] +1 similar issue
[94]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-iclb3/igt@kms_psr@psr2_sprite_plane_move.html
[95]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-iclb2/igt@kms_psr@psr2_sprite_plane_move.html
* igt@kms_setmode@invalid-clone-single-crtc:
- shard-skl: [WARN][96] ([i915#2100]) -> [PASS][97]
[96]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl8/igt@kms_setmode@invalid-clone-single-crtc.html
[97]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-skl2/igt@kms_setmode@invalid-clone-single-crtc.html
* igt@kms_vblank@pipe-c-query-forked-hang:
- shard-apl: [DMESG-WARN][98] ([i915#1635] / [i915#1982]) -> [PASS][99]
[98]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-apl7/igt@kms_vblank@pipe-c-query-forked-hang.html
[99]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-apl8/igt@kms_vblank@pipe-c-query-forked-hang.html
* igt@perf@polling-parameterized:
- shard-kbl: [FAIL][100] ([i915#1542]) -> [PASS][101]
[100]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-kbl2/igt@perf@polling-parameterized.html
[101]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-kbl2/igt@perf@polling-parameterized.html
#### Warnings ####
* igt@i915_pm_dc@dc6-psr:
- shard-skl: [FAIL][102] ([i915#1899]) -> [FAIL][103] ([i915#454])
[102]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl1/igt@i915_pm_dc@dc6-psr.html
[103]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-skl5/igt@i915_pm_dc@dc6-psr.html
* igt@kms_color@pipe-a-ctm-green-to-red:
- shard-skl: [SKIP][104] ([fdo#109271]) -> [DMESG-WARN][105] ([i915#1982])
[104]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl8/igt@kms_color@pipe-a-ctm-green-to-red.html
[105]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-skl3/igt@kms_color@pipe-a-ctm-green-to-red.html
* igt@kms_content_protection@atomic-dpms:
- shard-apl: [TIMEOUT][106] ([i915#1319] / [i915#1635] / [i915#1958]) -> [TIMEOUT][107] ([i915#1319] / [i915#1635])
[106]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-apl1/igt@kms_content_protection@atomic-dpms.html
[107]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-apl8/igt@kms_content_protection@atomic-dpms.html
* igt@kms_flip@flip-vs-expired-vblank-interruptible@a-edp1:
- shard-skl: [DMESG-FAIL][108] ([i915#1982]) -> [DMESG-WARN][109] ([i915#1982])
[108]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl9/igt@kms_flip@flip-vs-expired-vblank-interruptible@a-edp1.html
[109]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-skl6/igt@kms_flip@flip-vs-expired-vblank-interruptible@a-edp1.html
* igt@kms_plane_alpha_blend@pipe-a-alpha-7efc:
- shard-skl: [FAIL][110] ([fdo#108145] / [i915#265]) -> [DMESG-FAIL][111] ([fdo#108145] / [i915#1982]) +1 similar issue
[110]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl6/igt@kms_plane_alpha_blend@pipe-a-alpha-7efc.html
[111]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-skl7/igt@kms_plane_alpha_blend@pipe-a-alpha-7efc.html
* igt@kms_plane_alpha_blend@pipe-c-coverage-7efc:
- shard-skl: [DMESG-FAIL][112] ([fdo#108145] / [i915#1982]) -> [FAIL][113] ([fdo#108145] / [i915#265]) +1 similar issue
[112]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9023/shard-skl2/igt@kms_plane_alpha_blend@pipe-c-coverage-7efc.html
[113]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/shard-skl2/igt@kms_plane_alpha_blend@pipe-c-coverage-7efc.html
{name}: This element is suppressed. This means it is ignored when computing
the status of the difference (SUCCESS, WARNING, or FAILURE).
[CI#80]: https://gitlab.freedesktop.org/gfx-ci/i915-infra/issues/80
[fdo#108145]: https://bugs.freedesktop.org/show_bug.cgi?id=108145
[fdo#109271]: https://bugs.freedesktop.org/show_bug.cgi?id=109271
[fdo#109441]: https://bugs.freedesktop.org/show_bug.cgi?id=109441
[i915#1188]: https://gitlab.freedesktop.org/drm/intel/issues/1188
[i915#1319]: https://gitlab.freedesktop.org/drm/intel/issues/1319
[i915#1436]: https://gitlab.freedesktop.org/drm/intel/issues/1436
[i915#1542]: https://gitlab.freedesktop.org/drm/intel/issues/1542
[i915#1635]: https://gitlab.freedesktop.org/drm/intel/issues/1635
[i915#1722]: https://gitlab.freedesktop.org/drm/intel/issues/1722
[i915#180]: https://gitlab.freedesktop.org/drm/intel/issues/180
[i915#1899]: https://gitlab.freedesktop.org/drm/intel/issues/1899
[i915#1911]: https://gitlab.freedesktop.org/drm/intel/issues/1911
[i915#1958]: https://gitlab.freedesktop.org/drm/intel/issues/1958
[i915#198]: https://gitlab.freedesktop.org/drm/intel/issues/198
[i915#1982]: https://gitlab.freedesktop.org/drm/intel/issues/1982
[i915#2100]: https://gitlab.freedesktop.org/drm/intel/issues/2100
[i915#2122]: https://gitlab.freedesktop.org/drm/intel/issues/2122
[i915#2278]: https://gitlab.freedesktop.org/drm/intel/issues/2278
[i915#2357]: https://gitlab.freedesktop.org/drm/intel/issues/2357
[i915#2389]: https://gitlab.freedesktop.org/drm/intel/issues/2389
[i915#2424]: https://gitlab.freedesktop.org/drm/intel/issues/2424
[i915#265]: https://gitlab.freedesktop.org/drm/intel/issues/265
[i915#405]: https://gitlab.freedesktop.org/drm/intel/issues/405
[i915#454]: https://gitlab.freedesktop.org/drm/intel/issues/454
[i915#49]: https://gitlab.freedesktop.org/drm/intel/issues/49
[i915#53]: https://gitlab.freedesktop.org/drm/intel/issues/53
[i915#54]: https://gitlab.freedesktop.org/drm/intel/issues/54
[i915#716]: https://gitlab.freedesktop.org/drm/intel/issues/716
[i915#79]: https://gitlab.freedesktop.org/drm/intel/issues/79
[i915#96]: https://gitlab.freedesktop.org/drm/intel/issues/96
Participating hosts (11 -> 11)
------------------------------
No changes in participating hosts
Build changes
-------------
* IGT: IGT_5787 -> IGTPW_4988
* Linux: CI_DRM_9023 -> Patchwork_18528
CI-20190529: 20190529
CI_DRM_9023: 5887fa2d8b9b7f6a278f9a1bc8642cb9d5d0279a @ git://anongit.freedesktop.org/gfx-ci/linux
IGTPW_4988: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4988/index.html
IGT_5787: 0ec962017c8131de14e0cb038f7f76b1f17ed637 @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools
Patchwork_18528: 0f70514752c9d4caa123764ace716563533373e6 @ git://anongit.freedesktop.org/gfx-ci/linux
piglit_4509: fdc5a4ca11124ab8413c7988896eec4c97336694 @ git://anongit.freedesktop.org/piglit
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18528/index.html
[-- Attachment #1.2: Type: text/html, Size: 30436 bytes --]
[-- Attachment #2: Type: text/plain, Size: 160 bytes --]
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 54+ messages in thread