From: Dylan Jhong <dylan@andestech.com> To: <Alistair.Francis@wdc.com>, <palmer@dabbelt.com>, <sagark@eecs.berkeley.edu>, <kbastian@mail.uni-paderborn.de>, <qemu-devel@nongnu.org>, <qemu-riscv@nongnu.org> Cc: ruinland@andestech.com, Dylan Jhong <dylan@andestech.com>, alankao@andestech.com Subject: [PATCH 0/3] Support Andes AE350 Platform Date: Wed, 10 Mar 2021 11:33:55 +0800 [thread overview] Message-ID: <20210310033358.30499-1-dylan@andestech.com> (raw) The following patches support Andes's Linux BSP booting on qemu using 'andes_ae350' machine. This patchset has implemented the basic components of AE350 platform, which are 1. PLIC(external interrupts), 2. PLICSW(interprocessor interrupts), 3. PLMT(timer interrupts), 4. UART(16550a), 5. Virtio MMIO, 6. Device tree Dylan Jhong (3): Andes RISC-V PLIC Andes RISC-V PLMT Andes AE350 RISC-V Machine default-configs/devices/riscv32-softmmu.mak | 1 + default-configs/devices/riscv64-softmmu.mak | 1 + hw/intc/Kconfig | 3 + hw/intc/andes_plic.c | 505 ++++++++++++++++++++ hw/intc/meson.build | 1 + hw/riscv/Kconfig | 7 + hw/riscv/andes_ae350.c | 501 +++++++++++++++++++ hw/riscv/meson.build | 1 + hw/timer/Kconfig | 3 + hw/timer/andes_plmt.c | 225 +++++++++ hw/timer/meson.build | 1 + include/hw/intc/andes_plic.h | 130 +++++ include/hw/riscv/andes_ae350.h | 93 ++++ include/hw/timer/andes_plmt.h | 50 ++ 14 files changed, 1522 insertions(+) create mode 100644 hw/intc/andes_plic.c create mode 100644 hw/riscv/andes_ae350.c create mode 100644 hw/timer/andes_plmt.c create mode 100644 include/hw/intc/andes_plic.h create mode 100644 include/hw/riscv/andes_ae350.h create mode 100644 include/hw/timer/andes_plmt.h -- 2.17.1
WARNING: multiple messages have this Message-ID (diff)
From: Dylan Jhong <dylan@andestech.com> To: <Alistair.Francis@wdc.com>, <palmer@dabbelt.com>, <sagark@eecs.berkeley.edu>, <kbastian@mail.uni-paderborn.de>, <qemu-devel@nongnu.org>, <qemu-riscv@nongnu.org> Cc: <alankao@andestech.com>, <ruinland@andestech.com>, Dylan Jhong <dylan@andestech.com> Subject: [PATCH 0/3] Support Andes AE350 Platform Date: Wed, 10 Mar 2021 11:33:55 +0800 [thread overview] Message-ID: <20210310033358.30499-1-dylan@andestech.com> (raw) The following patches support Andes's Linux BSP booting on qemu using 'andes_ae350' machine. This patchset has implemented the basic components of AE350 platform, which are 1. PLIC(external interrupts), 2. PLICSW(interprocessor interrupts), 3. PLMT(timer interrupts), 4. UART(16550a), 5. Virtio MMIO, 6. Device tree Dylan Jhong (3): Andes RISC-V PLIC Andes RISC-V PLMT Andes AE350 RISC-V Machine default-configs/devices/riscv32-softmmu.mak | 1 + default-configs/devices/riscv64-softmmu.mak | 1 + hw/intc/Kconfig | 3 + hw/intc/andes_plic.c | 505 ++++++++++++++++++++ hw/intc/meson.build | 1 + hw/riscv/Kconfig | 7 + hw/riscv/andes_ae350.c | 501 +++++++++++++++++++ hw/riscv/meson.build | 1 + hw/timer/Kconfig | 3 + hw/timer/andes_plmt.c | 225 +++++++++ hw/timer/meson.build | 1 + include/hw/intc/andes_plic.h | 130 +++++ include/hw/riscv/andes_ae350.h | 93 ++++ include/hw/timer/andes_plmt.h | 50 ++ 14 files changed, 1522 insertions(+) create mode 100644 hw/intc/andes_plic.c create mode 100644 hw/riscv/andes_ae350.c create mode 100644 hw/timer/andes_plmt.c create mode 100644 include/hw/intc/andes_plic.h create mode 100644 include/hw/riscv/andes_ae350.h create mode 100644 include/hw/timer/andes_plmt.h -- 2.17.1
next reply other threads:[~2021-03-10 3:35 UTC|newest] Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-03-10 3:33 Dylan Jhong [this message] 2021-03-10 3:33 ` [PATCH 0/3] Support Andes AE350 Platform Dylan Jhong 2021-03-10 3:33 ` [PATCH 1/3] Andes RISC-V PLIC Dylan Jhong 2021-03-10 3:33 ` Dylan Jhong 2021-03-10 6:05 ` Bin Meng 2021-03-10 6:05 ` Bin Meng 2021-03-11 6:52 ` Dylan Jhong 2021-03-11 6:52 ` Dylan Jhong 2021-03-10 7:50 ` Yixun Lan 2021-03-11 15:42 ` Alistair Francis 2021-03-11 15:42 ` Alistair Francis 2021-03-10 3:33 ` [PATCH 2/3] Andes RISC-V PLMT Dylan Jhong 2021-03-10 3:33 ` Dylan Jhong 2021-03-10 3:33 ` [PATCH 3/3] Andes AE350 RISC-V Machine Dylan Jhong 2021-03-10 3:33 ` Dylan Jhong 2021-03-10 6:15 ` Bin Meng 2021-03-10 6:15 ` Bin Meng 2021-03-11 6:50 ` Dylan Jhong 2021-03-11 6:50 ` Dylan Jhong 2021-03-11 15:46 ` Alistair Francis 2021-03-11 15:46 ` Alistair Francis 2021-03-12 1:07 ` Bin Meng 2021-03-12 1:07 ` Bin Meng
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20210310033358.30499-1-dylan@andestech.com \ --to=dylan@andestech.com \ --cc=Alistair.Francis@wdc.com \ --cc=alankao@andestech.com \ --cc=kbastian@mail.uni-paderborn.de \ --cc=palmer@dabbelt.com \ --cc=qemu-devel@nongnu.org \ --cc=qemu-riscv@nongnu.org \ --cc=ruinland@andestech.com \ --cc=sagark@eecs.berkeley.edu \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.