From: Steven Lee <steven_lee@aspeedtech.com> To: Andrew Jeffery <andrew@aj.id.au> Cc: Linus Walleij <linus.walleij@linaro.org>, Bartosz Golaszewski <bgolaszewski@baylibre.com>, Rob Herring <robh+dt@kernel.org>, Joel Stanley <joel@jms.id.au>, "open list:GPIO SUBSYSTEM" <linux-gpio@vger.kernel.org>, "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" <devicetree@vger.kernel.org>, "moderated list:ARM/ASPEED MACHINE SUPPORT" <linux-arm-kernel@lists.infradead.org>, "moderated list:ARM/ASPEED MACHINE SUPPORT" <linux-aspeed@lists.ozlabs.org>, open list <linux-kernel@vger.kernel.org>, Hongwei Zhang <Hongweiz@ami.com>, Ryan Chen <ryan_chen@aspeedtech.com>, Billy Tsai <billy_tsai@aspeedtech.com> Subject: Re: [PATCH v1 2/4] ARM: dts: aspeed-g6: Add SGPIO node. Date: Thu, 27 May 2021 12:01:47 +0800 [thread overview] Message-ID: <20210527040146.GE9971@aspeedtech.com> (raw) In-Reply-To: <69b31043-957c-40af-9ab9-6bcc63ccdc85@www.fastmail.com> The 05/27/2021 09:27, Andrew Jeffery wrote: > Hi Steven, > > On Wed, 26 May 2021, at 19:16, Steven Lee wrote: > > AST2600 supports 2 SGPIO master interfaces one with 128 pins another one > > with 80 pins. > > Is there any chance the serial GPIO controllers can be explicitly > listed in the Memory Space Allocation Table of the datasheet? Currently > they're covered by the entry for "GPIO Controller (Parallel GPIO)" > which is listed as ranging from 0x1e780000-0x1e7807ff. > I've forwarded your suggestion to designers. Per the discussion with designers, they may change the GPIO controller description of Memory Space Allocation Table to "GPIO Controller (including Parallel and Serial GPIO)". > Admittedly the details are listed in chapter 41 for the GPIO > Controller, but it would be handy to not have to dig. > > > > > Signed-off-by: Steven Lee <steven_lee@aspeedtech.com> > > --- > > arch/arm/boot/dts/aspeed-g6.dtsi | 32 ++++++++++++++++++++++++++++++++ > > 1 file changed, 32 insertions(+) > > > > diff --git a/arch/arm/boot/dts/aspeed-g6.dtsi b/arch/arm/boot/dts/aspeed-g6.dtsi > > index f96607b7b4e2..556ce9535c22 100644 > > --- a/arch/arm/boot/dts/aspeed-g6.dtsi > > +++ b/arch/arm/boot/dts/aspeed-g6.dtsi > > @@ -377,6 +377,38 @@ > > #interrupt-cells = <2>; > > }; > > > > + sgpiom0: sgpiom@1e780500 { > > + #gpio-cells = <2>; > > + gpio-controller; > > + compatible = "aspeed,ast2600-sgpiom"; > > + reg = <0x1e780500 0x100>; > > + interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>; > > + max-ngpios = <128>; > > I need to think more about this one. > > Andrew
WARNING: multiple messages have this Message-ID (diff)
From: Steven Lee <steven_lee@aspeedtech.com> To: Andrew Jeffery <andrew@aj.id.au> Cc: Linus Walleij <linus.walleij@linaro.org>, Bartosz Golaszewski <bgolaszewski@baylibre.com>, Rob Herring <robh+dt@kernel.org>, Joel Stanley <joel@jms.id.au>, "open list:GPIO SUBSYSTEM" <linux-gpio@vger.kernel.org>, "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" <devicetree@vger.kernel.org>, "moderated list:ARM/ASPEED MACHINE SUPPORT" <linux-arm-kernel@lists.infradead.org>, "moderated list:ARM/ASPEED MACHINE SUPPORT" <linux-aspeed@lists.ozlabs.org>, open list <linux-kernel@vger.kernel.org>, Hongwei Zhang <Hongweiz@ami.com>, Ryan Chen <ryan_chen@aspeedtech.com>, Billy Tsai <billy_tsai@aspeedtech.com> Subject: Re: [PATCH v1 2/4] ARM: dts: aspeed-g6: Add SGPIO node. Date: Thu, 27 May 2021 12:01:47 +0800 [thread overview] Message-ID: <20210527040146.GE9971@aspeedtech.com> (raw) In-Reply-To: <69b31043-957c-40af-9ab9-6bcc63ccdc85@www.fastmail.com> The 05/27/2021 09:27, Andrew Jeffery wrote: > Hi Steven, > > On Wed, 26 May 2021, at 19:16, Steven Lee wrote: > > AST2600 supports 2 SGPIO master interfaces one with 128 pins another one > > with 80 pins. > > Is there any chance the serial GPIO controllers can be explicitly > listed in the Memory Space Allocation Table of the datasheet? Currently > they're covered by the entry for "GPIO Controller (Parallel GPIO)" > which is listed as ranging from 0x1e780000-0x1e7807ff. > I've forwarded your suggestion to designers. Per the discussion with designers, they may change the GPIO controller description of Memory Space Allocation Table to "GPIO Controller (including Parallel and Serial GPIO)". > Admittedly the details are listed in chapter 41 for the GPIO > Controller, but it would be handy to not have to dig. > > > > > Signed-off-by: Steven Lee <steven_lee@aspeedtech.com> > > --- > > arch/arm/boot/dts/aspeed-g6.dtsi | 32 ++++++++++++++++++++++++++++++++ > > 1 file changed, 32 insertions(+) > > > > diff --git a/arch/arm/boot/dts/aspeed-g6.dtsi b/arch/arm/boot/dts/aspeed-g6.dtsi > > index f96607b7b4e2..556ce9535c22 100644 > > --- a/arch/arm/boot/dts/aspeed-g6.dtsi > > +++ b/arch/arm/boot/dts/aspeed-g6.dtsi > > @@ -377,6 +377,38 @@ > > #interrupt-cells = <2>; > > }; > > > > + sgpiom0: sgpiom@1e780500 { > > + #gpio-cells = <2>; > > + gpio-controller; > > + compatible = "aspeed,ast2600-sgpiom"; > > + reg = <0x1e780500 0x100>; > > + interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>; > > + max-ngpios = <128>; > > I need to think more about this one. > > Andrew _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2021-05-27 4:02 UTC|newest] Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-05-26 9:46 [PATCH v1 0/4] ASPEED sgpio driver enhancement Steven Lee 2021-05-26 9:46 ` Steven Lee 2021-05-26 9:46 ` [PATCH v1 1/4] dt-bindings: aspeed-sgpio: Convert txt bindings to yaml Steven Lee 2021-05-26 9:46 ` Steven Lee 2021-05-26 12:56 ` Rob Herring 2021-05-26 12:56 ` Rob Herring 2021-05-27 2:45 ` Steven Lee 2021-05-27 2:45 ` Steven Lee 2021-05-27 0:57 ` Andrew Jeffery 2021-05-27 0:57 ` Andrew Jeffery 2021-05-27 1:03 ` Steven Lee 2021-05-27 1:03 ` Steven Lee 2021-05-27 1:42 ` Jeremy Kerr 2021-05-27 1:42 ` Jeremy Kerr 2021-05-27 2:58 ` Steven Lee 2021-05-27 2:58 ` Steven Lee 2021-05-26 9:46 ` [PATCH v1 2/4] ARM: dts: aspeed-g6: Add SGPIO node Steven Lee 2021-05-26 9:46 ` Steven Lee 2021-05-27 1:27 ` Andrew Jeffery 2021-05-27 1:27 ` Andrew Jeffery 2021-05-27 4:01 ` Steven Lee [this message] 2021-05-27 4:01 ` Steven Lee 2021-05-26 9:46 ` [PATCH v1 3/4] ARM: dts: aspeed-g5: Modify sgpio node for the enhanced sgpio driver Steven Lee 2021-05-26 9:46 ` Steven Lee 2021-05-26 9:46 ` [PATCH v1 4/4] gpio: gpio-aspeed-sgpio: Add AST2600 sgpio support Steven Lee 2021-05-26 9:46 ` Steven Lee 2021-05-26 14:04 ` kernel test robot 2021-05-26 14:04 ` kernel test robot 2021-05-26 14:04 ` kernel test robot 2021-05-26 14:05 ` kernel test robot 2021-05-26 14:05 ` kernel test robot 2021-05-26 14:05 ` kernel test robot 2021-05-27 1:26 ` Andrew Jeffery 2021-05-27 1:26 ` Andrew Jeffery 2021-05-27 2:34 ` Steven Lee 2021-05-27 2:34 ` Steven Lee 2021-05-27 3:04 ` Andrew Jeffery 2021-05-27 3:04 ` Andrew Jeffery
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20210527040146.GE9971@aspeedtech.com \ --to=steven_lee@aspeedtech.com \ --cc=Hongweiz@ami.com \ --cc=andrew@aj.id.au \ --cc=bgolaszewski@baylibre.com \ --cc=billy_tsai@aspeedtech.com \ --cc=devicetree@vger.kernel.org \ --cc=joel@jms.id.au \ --cc=linus.walleij@linaro.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-aspeed@lists.ozlabs.org \ --cc=linux-gpio@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=robh+dt@kernel.org \ --cc=ryan_chen@aspeedtech.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.