From: "José Roberto de Souza" <jose.souza@intel.com>
To: intel-gfx@lists.freedesktop.org
Subject: [Intel-gfx] [PATCH 4/7] drm/i915: Limit maximum number of memory channels
Date: Thu, 8 Jul 2021 14:18:24 -0700 [thread overview]
Message-ID: <20210708211827.288601-4-jose.souza@intel.com> (raw)
In-Reply-To: <20210708211827.288601-1-jose.souza@intel.com>
Alderlake-P PCODE is returning 4 memory channels while it has a
maximum of 2.
So adding this limit and printing a debug message but the real fix
will need to come from PCODE.
HSDES: 22013272110
Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
---
drivers/gpu/drm/i915/intel_dram.c | 4 ++++
1 file changed, 4 insertions(+)
diff --git a/drivers/gpu/drm/i915/intel_dram.c b/drivers/gpu/drm/i915/intel_dram.c
index 879b0f007be31..de1d426627ef1 100644
--- a/drivers/gpu/drm/i915/intel_dram.c
+++ b/drivers/gpu/drm/i915/intel_dram.c
@@ -467,6 +467,10 @@ static int icl_pcode_read_mem_global_info(struct drm_i915_private *dev_priv)
}
dram_info->num_channels = (val & 0xf0) >> 4;
+ if (dram_info->num_channels > 2) {
+ drm_info(&dev_priv->drm, "More DRAM channels than expected, setting to max.\n");
+ dram_info->num_channels = 2;
+ }
dram_info->num_qgv_points = (val & 0xf00) >> 8;
return 0;
--
2.32.0
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2021-07-08 21:14 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-07-08 21:18 [Intel-gfx] [PATCH 1/7] drm/i915: Settle on "adl-x" in WA comments José Roberto de Souza
2021-07-08 21:18 ` [Intel-gfx] [PATCH 2/7] drm/i915: Implement Wa_1508744258 José Roberto de Souza
2021-07-10 5:06 ` Matt Roper
2021-08-12 3:27 ` Timo Aaltonen
2021-08-12 6:29 ` Timo Aaltonen
2021-08-12 15:56 ` Souza, Jose
2021-07-08 21:18 ` [Intel-gfx] [PATCH 3/7] drm/i915/adl_s: Extend Wa_1406941453 José Roberto de Souza
2021-07-10 5:07 ` Matt Roper
2021-07-08 21:18 ` José Roberto de Souza [this message]
2021-07-08 21:18 ` [Intel-gfx] [PATCH 5/7] drm/i915: Limit Wa_22010178259 to affected platforms José Roberto de Souza
2021-07-10 5:29 ` Matt Roper
2021-07-08 21:18 ` [Intel-gfx] [PATCH 6/7] drm/i915/display/adl_p: Correctly program MBUS DBOX A credits José Roberto de Souza
2021-07-10 5:41 ` Matt Roper
2021-08-03 20:19 ` Souza, Jose
2021-08-03 22:39 ` Matt Roper
2021-07-08 21:18 ` [Intel-gfx] [PATCH 7/7] drm/i915/display/xelpd: Exetend Wa_14011508470 José Roberto de Souza
2021-07-10 5:42 ` Matt Roper
2021-07-08 23:32 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [1/7] drm/i915: Settle on "adl-x" in WA comments Patchwork
2021-07-08 23:57 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2021-07-09 14:30 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
2021-07-10 4:55 ` [Intel-gfx] [PATCH 1/7] " Matt Roper
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210708211827.288601-4-jose.souza@intel.com \
--to=jose.souza@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.