From: kernel test robot <lkp@intel.com> To: Vinod Koul <vkoul@kernel.org>, Rob Clark <robdclark@gmail.com> Cc: kbuild-all@lists.01.org, linux-arm-msm@vger.kernel.org, Bjorn Andersson <bjorn.andersson@linaro.org>, Vinod Koul <vkoul@kernel.org>, David Airlie <airlied@linux.ie>, Daniel Vetter <daniel@ffwll.ch>, Jonathan Marek <jonathan@marek.ca>, Dmitry Baryshkov <dmitry.baryshkov@linaro.org>, Abhinav Kumar <abhinavk@codeaurora.org>, Jeffrey Hugo <jeffrey.l.hugo@gmail.com> Subject: Re: [PATCH 10/11] drm/msm/dsi: Add support for DSC configuration Date: Mon, 19 Jul 2021 17:26:10 +0800 [thread overview] Message-ID: <202107191741.a5prDJ26-lkp@intel.com> (raw) In-Reply-To: <20210715065203.709914-11-vkoul@kernel.org> [-- Attachment #1: Type: text/plain, Size: 8259 bytes --] Hi Vinod, I love your patch! Perhaps something to improve: [auto build test WARNING on v5.13] [cannot apply to linus/master v5.14-rc1 next-20210716] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch] url: https://github.com/0day-ci/linux/commits/Vinod-Koul/drm-msm-Add-Display-Stream-Compression-Support/20210715-145540 base: 62fb9874f5da54fdb243003b386128037319b219 config: arm-defconfig (attached as .config) compiler: arm-linux-gnueabi-gcc (GCC) 10.3.0 reproduce (this is a W=1 build): wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross chmod +x ~/bin/make.cross # https://github.com/0day-ci/linux/commit/67410f51d0cd25256b7926c30f27071291244ef3 git remote add linux-review https://github.com/0day-ci/linux git fetch --no-tags linux-review Vinod-Koul/drm-msm-Add-Display-Stream-Compression-Support/20210715-145540 git checkout 67410f51d0cd25256b7926c30f27071291244ef3 # save the attached .config to linux build tree COMPILER_INSTALL_PATH=$HOME/0day COMPILER=gcc-10.3.0 make.cross ARCH=arm If you fix the issue, kindly add following tag as appropriate Reported-by: kernel test robot <lkp@intel.com> All warnings (new ones prefixed by >>): drivers/gpu/drm/msm/dsi/dsi_host.c: In function 'dsi_timing_setup': >> drivers/gpu/drm/msm/dsi/dsi_host.c:1022:41: warning: variable 'width' set but not used [-Wunused-but-set-variable] 1022 | u32 reg, intf_width, slice_per_intf, width; | ^~~~~ vim +/width +1022 drivers/gpu/drm/msm/dsi/dsi_host.c 964 965 static void dsi_timing_setup(struct msm_dsi_host *msm_host, bool is_dual_dsi) 966 { 967 struct drm_display_mode *mode = msm_host->mode; 968 u32 hs_start = 0, vs_start = 0; /* take sync start as 0 */ 969 u32 h_total = mode->htotal; 970 u32 v_total = mode->vtotal; 971 u32 hs_end = mode->hsync_end - mode->hsync_start; 972 u32 vs_end = mode->vsync_end - mode->vsync_start; 973 u32 ha_start = h_total - mode->hsync_start; 974 u32 ha_end = ha_start + mode->hdisplay; 975 u32 va_start = v_total - mode->vsync_start; 976 u32 va_end = va_start + mode->vdisplay; 977 u32 hdisplay = mode->hdisplay; 978 u32 wc; 979 u32 data; 980 981 DBG(""); 982 983 /* 984 * For dual DSI mode, the current DRM mode has 985 * the complete width of the panel. Since, the complete 986 * panel is driven by two DSI controllers, the horizontal 987 * timings have to be split between the two dsi controllers. 988 * Adjust the DSI host timing values accordingly. 989 */ 990 if (is_dual_dsi) { 991 h_total /= 2; 992 hs_end /= 2; 993 ha_start /= 2; 994 ha_end /= 2; 995 hdisplay /= 2; 996 } 997 998 if (msm_host->dsc) { 999 struct msm_display_dsc_config *dsc = msm_host->dsc; 1000 1001 /* update dsc params with timing params */ 1002 dsi_dsc_update_pic_dim(dsc, mode->hdisplay, mode->vdisplay); 1003 DBG("Mode Width- %d x Height %d\n", dsc->drm->pic_width, dsc->drm->pic_height); 1004 1005 /* we do the calculations for dsc parameters here so that 1006 * panel can use these parameters 1007 */ 1008 dsi_populate_dsc_params(dsc); 1009 1010 /* Divide the display by 3 but keep back/font porch and 1011 * pulse width same 1012 */ 1013 h_total -= hdisplay; 1014 hdisplay /= 3; 1015 h_total += hdisplay; 1016 ha_end = ha_start + hdisplay; 1017 } 1018 1019 if (msm_host->mode_flags & MIPI_DSI_MODE_VIDEO) { 1020 if (msm_host->dsc) { 1021 struct msm_display_dsc_config *dsc = msm_host->dsc; > 1022 u32 reg, intf_width, slice_per_intf, width; 1023 u32 total_bytes_per_intf; 1024 1025 /* first calculate dsc parameters and then program 1026 * compress mode registers 1027 */ 1028 intf_width = hdisplay; 1029 slice_per_intf = DIV_ROUND_UP(intf_width, dsc->drm->slice_width); 1030 1031 /* If slice_count > slice_per_intf, then use 1 1032 * This can happen during partial update 1033 */ 1034 dsc->drm->slice_count = 1; 1035 1036 dsc->bytes_in_slice = DIV_ROUND_UP(dsc->drm->slice_width * 8, 8); 1037 total_bytes_per_intf = dsc->bytes_in_slice * slice_per_intf; 1038 1039 dsc->eol_byte_num = total_bytes_per_intf % 3; 1040 dsc->pclk_per_line = DIV_ROUND_UP(total_bytes_per_intf, 3); 1041 dsc->bytes_per_pkt = dsc->bytes_in_slice * dsc->drm->slice_count; 1042 dsc->pkt_per_line = slice_per_intf / dsc->drm->slice_count; 1043 1044 width = dsc->pclk_per_line; 1045 reg = dsc->bytes_per_pkt << 16; 1046 reg |= (0x0b << 8); /* dtype of compressed image */ 1047 1048 /* pkt_per_line: 1049 * 0 == 1 pkt 1050 * 1 == 2 pkt 1051 * 2 == 4 pkt 1052 * 3 pkt is not supported 1053 * above translates to ffs() - 1 1054 */ 1055 reg |= (ffs(dsc->pkt_per_line) - 1) << 6; 1056 1057 dsc->eol_byte_num = total_bytes_per_intf % 3; 1058 reg |= dsc->eol_byte_num << 4; 1059 reg |= 1; 1060 1061 dsi_write(msm_host, 1062 REG_DSI_VIDEO_COMPRESSION_MODE_CTRL, reg); 1063 } 1064 1065 dsi_write(msm_host, REG_DSI_ACTIVE_H, 1066 DSI_ACTIVE_H_START(ha_start) | 1067 DSI_ACTIVE_H_END(ha_end)); 1068 dsi_write(msm_host, REG_DSI_ACTIVE_V, 1069 DSI_ACTIVE_V_START(va_start) | 1070 DSI_ACTIVE_V_END(va_end)); 1071 dsi_write(msm_host, REG_DSI_TOTAL, 1072 DSI_TOTAL_H_TOTAL(h_total - 1) | 1073 DSI_TOTAL_V_TOTAL(v_total - 1)); 1074 1075 dsi_write(msm_host, REG_DSI_ACTIVE_HSYNC, 1076 DSI_ACTIVE_HSYNC_START(hs_start) | 1077 DSI_ACTIVE_HSYNC_END(hs_end)); 1078 dsi_write(msm_host, REG_DSI_ACTIVE_VSYNC_HPOS, 0); 1079 dsi_write(msm_host, REG_DSI_ACTIVE_VSYNC_VPOS, 1080 DSI_ACTIVE_VSYNC_VPOS_START(vs_start) | 1081 DSI_ACTIVE_VSYNC_VPOS_END(vs_end)); 1082 } else { /* command mode */ 1083 if (msm_host->dsc) { 1084 struct msm_display_dsc_config *dsc = msm_host->dsc; 1085 u32 reg, reg_ctrl, reg_ctrl2; 1086 u32 slice_per_intf, bytes_in_slice, total_bytes_per_intf; 1087 1088 reg_ctrl = dsi_read(msm_host, REG_DSI_COMMAND_COMPRESSION_MODE_CTRL); 1089 reg_ctrl2 = dsi_read(msm_host, REG_DSI_COMMAND_COMPRESSION_MODE_CTRL2); 1090 1091 slice_per_intf = DIV_ROUND_UP(hdisplay, dsc->drm->slice_width); 1092 bytes_in_slice = DIV_ROUND_UP(dsc->drm->slice_width * 1093 dsc->drm->bits_per_pixel, 8); 1094 dsc->drm->slice_chunk_size = bytes_in_slice; 1095 total_bytes_per_intf = dsc->bytes_in_slice * slice_per_intf; 1096 dsc->pkt_per_line = slice_per_intf / dsc->drm->slice_count; 1097 1098 reg = 0x39 << 8; 1099 reg |= ffs(dsc->pkt_per_line) << 6; 1100 1101 dsc->eol_byte_num = total_bytes_per_intf % 3; 1102 reg |= dsc->eol_byte_num << 4; 1103 reg |= 1; 1104 1105 reg_ctrl |= reg; 1106 reg_ctrl2 |= bytes_in_slice; 1107 1108 dsi_write(msm_host, REG_DSI_COMMAND_COMPRESSION_MODE_CTRL, reg); 1109 dsi_write(msm_host, REG_DSI_COMMAND_COMPRESSION_MODE_CTRL2, reg_ctrl2); 1110 } 1111 1112 /* image data and 1 byte write_memory_start cmd */ 1113 if (!msm_host->dsc) 1114 wc = hdisplay * dsi_get_bpp(msm_host->format) / 8 + 1; 1115 else 1116 wc = mode->hdisplay / 2 + 1; 1117 1118 data = DSI_CMD_MDP_STREAM0_CTRL_WORD_COUNT(wc) | 1119 DSI_CMD_MDP_STREAM0_CTRL_VIRTUAL_CHANNEL(msm_host->channel) | 1120 DSI_CMD_MDP_STREAM0_CTRL_DATA_TYPE(MIPI_DSI_DCS_LONG_WRITE); 1121 1122 dsi_write(msm_host, REG_DSI_CMD_MDP_STREAM0_CTRL, data); 1123 1124 data = DSI_CMD_MDP_STREAM0_TOTAL_H_TOTAL(hdisplay) | 1125 DSI_CMD_MDP_STREAM0_TOTAL_V_TOTAL(mode->vdisplay); 1126 dsi_write(msm_host, REG_DSI_CMD_MDP_STREAM0_TOTAL, data); 1127 } 1128 } 1129 --- 0-DAY CI Kernel Test Service, Intel Corporation https://lists.01.org/hyperkitty/list/kbuild-all@lists.01.org [-- Attachment #2: .config.gz --] [-- Type: application/gzip, Size: 54713 bytes --]
WARNING: multiple messages have this Message-ID (diff)
From: kernel test robot <lkp@intel.com> To: kbuild-all@lists.01.org Subject: Re: [PATCH 10/11] drm/msm/dsi: Add support for DSC configuration Date: Mon, 19 Jul 2021 17:26:10 +0800 [thread overview] Message-ID: <202107191741.a5prDJ26-lkp@intel.com> (raw) In-Reply-To: <20210715065203.709914-11-vkoul@kernel.org> [-- Attachment #1: Type: text/plain, Size: 8468 bytes --] Hi Vinod, I love your patch! Perhaps something to improve: [auto build test WARNING on v5.13] [cannot apply to linus/master v5.14-rc1 next-20210716] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch] url: https://github.com/0day-ci/linux/commits/Vinod-Koul/drm-msm-Add-Display-Stream-Compression-Support/20210715-145540 base: 62fb9874f5da54fdb243003b386128037319b219 config: arm-defconfig (attached as .config) compiler: arm-linux-gnueabi-gcc (GCC) 10.3.0 reproduce (this is a W=1 build): wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross chmod +x ~/bin/make.cross # https://github.com/0day-ci/linux/commit/67410f51d0cd25256b7926c30f27071291244ef3 git remote add linux-review https://github.com/0day-ci/linux git fetch --no-tags linux-review Vinod-Koul/drm-msm-Add-Display-Stream-Compression-Support/20210715-145540 git checkout 67410f51d0cd25256b7926c30f27071291244ef3 # save the attached .config to linux build tree COMPILER_INSTALL_PATH=$HOME/0day COMPILER=gcc-10.3.0 make.cross ARCH=arm If you fix the issue, kindly add following tag as appropriate Reported-by: kernel test robot <lkp@intel.com> All warnings (new ones prefixed by >>): drivers/gpu/drm/msm/dsi/dsi_host.c: In function 'dsi_timing_setup': >> drivers/gpu/drm/msm/dsi/dsi_host.c:1022:41: warning: variable 'width' set but not used [-Wunused-but-set-variable] 1022 | u32 reg, intf_width, slice_per_intf, width; | ^~~~~ vim +/width +1022 drivers/gpu/drm/msm/dsi/dsi_host.c 964 965 static void dsi_timing_setup(struct msm_dsi_host *msm_host, bool is_dual_dsi) 966 { 967 struct drm_display_mode *mode = msm_host->mode; 968 u32 hs_start = 0, vs_start = 0; /* take sync start as 0 */ 969 u32 h_total = mode->htotal; 970 u32 v_total = mode->vtotal; 971 u32 hs_end = mode->hsync_end - mode->hsync_start; 972 u32 vs_end = mode->vsync_end - mode->vsync_start; 973 u32 ha_start = h_total - mode->hsync_start; 974 u32 ha_end = ha_start + mode->hdisplay; 975 u32 va_start = v_total - mode->vsync_start; 976 u32 va_end = va_start + mode->vdisplay; 977 u32 hdisplay = mode->hdisplay; 978 u32 wc; 979 u32 data; 980 981 DBG(""); 982 983 /* 984 * For dual DSI mode, the current DRM mode has 985 * the complete width of the panel. Since, the complete 986 * panel is driven by two DSI controllers, the horizontal 987 * timings have to be split between the two dsi controllers. 988 * Adjust the DSI host timing values accordingly. 989 */ 990 if (is_dual_dsi) { 991 h_total /= 2; 992 hs_end /= 2; 993 ha_start /= 2; 994 ha_end /= 2; 995 hdisplay /= 2; 996 } 997 998 if (msm_host->dsc) { 999 struct msm_display_dsc_config *dsc = msm_host->dsc; 1000 1001 /* update dsc params with timing params */ 1002 dsi_dsc_update_pic_dim(dsc, mode->hdisplay, mode->vdisplay); 1003 DBG("Mode Width- %d x Height %d\n", dsc->drm->pic_width, dsc->drm->pic_height); 1004 1005 /* we do the calculations for dsc parameters here so that 1006 * panel can use these parameters 1007 */ 1008 dsi_populate_dsc_params(dsc); 1009 1010 /* Divide the display by 3 but keep back/font porch and 1011 * pulse width same 1012 */ 1013 h_total -= hdisplay; 1014 hdisplay /= 3; 1015 h_total += hdisplay; 1016 ha_end = ha_start + hdisplay; 1017 } 1018 1019 if (msm_host->mode_flags & MIPI_DSI_MODE_VIDEO) { 1020 if (msm_host->dsc) { 1021 struct msm_display_dsc_config *dsc = msm_host->dsc; > 1022 u32 reg, intf_width, slice_per_intf, width; 1023 u32 total_bytes_per_intf; 1024 1025 /* first calculate dsc parameters and then program 1026 * compress mode registers 1027 */ 1028 intf_width = hdisplay; 1029 slice_per_intf = DIV_ROUND_UP(intf_width, dsc->drm->slice_width); 1030 1031 /* If slice_count > slice_per_intf, then use 1 1032 * This can happen during partial update 1033 */ 1034 dsc->drm->slice_count = 1; 1035 1036 dsc->bytes_in_slice = DIV_ROUND_UP(dsc->drm->slice_width * 8, 8); 1037 total_bytes_per_intf = dsc->bytes_in_slice * slice_per_intf; 1038 1039 dsc->eol_byte_num = total_bytes_per_intf % 3; 1040 dsc->pclk_per_line = DIV_ROUND_UP(total_bytes_per_intf, 3); 1041 dsc->bytes_per_pkt = dsc->bytes_in_slice * dsc->drm->slice_count; 1042 dsc->pkt_per_line = slice_per_intf / dsc->drm->slice_count; 1043 1044 width = dsc->pclk_per_line; 1045 reg = dsc->bytes_per_pkt << 16; 1046 reg |= (0x0b << 8); /* dtype of compressed image */ 1047 1048 /* pkt_per_line: 1049 * 0 == 1 pkt 1050 * 1 == 2 pkt 1051 * 2 == 4 pkt 1052 * 3 pkt is not supported 1053 * above translates to ffs() - 1 1054 */ 1055 reg |= (ffs(dsc->pkt_per_line) - 1) << 6; 1056 1057 dsc->eol_byte_num = total_bytes_per_intf % 3; 1058 reg |= dsc->eol_byte_num << 4; 1059 reg |= 1; 1060 1061 dsi_write(msm_host, 1062 REG_DSI_VIDEO_COMPRESSION_MODE_CTRL, reg); 1063 } 1064 1065 dsi_write(msm_host, REG_DSI_ACTIVE_H, 1066 DSI_ACTIVE_H_START(ha_start) | 1067 DSI_ACTIVE_H_END(ha_end)); 1068 dsi_write(msm_host, REG_DSI_ACTIVE_V, 1069 DSI_ACTIVE_V_START(va_start) | 1070 DSI_ACTIVE_V_END(va_end)); 1071 dsi_write(msm_host, REG_DSI_TOTAL, 1072 DSI_TOTAL_H_TOTAL(h_total - 1) | 1073 DSI_TOTAL_V_TOTAL(v_total - 1)); 1074 1075 dsi_write(msm_host, REG_DSI_ACTIVE_HSYNC, 1076 DSI_ACTIVE_HSYNC_START(hs_start) | 1077 DSI_ACTIVE_HSYNC_END(hs_end)); 1078 dsi_write(msm_host, REG_DSI_ACTIVE_VSYNC_HPOS, 0); 1079 dsi_write(msm_host, REG_DSI_ACTIVE_VSYNC_VPOS, 1080 DSI_ACTIVE_VSYNC_VPOS_START(vs_start) | 1081 DSI_ACTIVE_VSYNC_VPOS_END(vs_end)); 1082 } else { /* command mode */ 1083 if (msm_host->dsc) { 1084 struct msm_display_dsc_config *dsc = msm_host->dsc; 1085 u32 reg, reg_ctrl, reg_ctrl2; 1086 u32 slice_per_intf, bytes_in_slice, total_bytes_per_intf; 1087 1088 reg_ctrl = dsi_read(msm_host, REG_DSI_COMMAND_COMPRESSION_MODE_CTRL); 1089 reg_ctrl2 = dsi_read(msm_host, REG_DSI_COMMAND_COMPRESSION_MODE_CTRL2); 1090 1091 slice_per_intf = DIV_ROUND_UP(hdisplay, dsc->drm->slice_width); 1092 bytes_in_slice = DIV_ROUND_UP(dsc->drm->slice_width * 1093 dsc->drm->bits_per_pixel, 8); 1094 dsc->drm->slice_chunk_size = bytes_in_slice; 1095 total_bytes_per_intf = dsc->bytes_in_slice * slice_per_intf; 1096 dsc->pkt_per_line = slice_per_intf / dsc->drm->slice_count; 1097 1098 reg = 0x39 << 8; 1099 reg |= ffs(dsc->pkt_per_line) << 6; 1100 1101 dsc->eol_byte_num = total_bytes_per_intf % 3; 1102 reg |= dsc->eol_byte_num << 4; 1103 reg |= 1; 1104 1105 reg_ctrl |= reg; 1106 reg_ctrl2 |= bytes_in_slice; 1107 1108 dsi_write(msm_host, REG_DSI_COMMAND_COMPRESSION_MODE_CTRL, reg); 1109 dsi_write(msm_host, REG_DSI_COMMAND_COMPRESSION_MODE_CTRL2, reg_ctrl2); 1110 } 1111 1112 /* image data and 1 byte write_memory_start cmd */ 1113 if (!msm_host->dsc) 1114 wc = hdisplay * dsi_get_bpp(msm_host->format) / 8 + 1; 1115 else 1116 wc = mode->hdisplay / 2 + 1; 1117 1118 data = DSI_CMD_MDP_STREAM0_CTRL_WORD_COUNT(wc) | 1119 DSI_CMD_MDP_STREAM0_CTRL_VIRTUAL_CHANNEL(msm_host->channel) | 1120 DSI_CMD_MDP_STREAM0_CTRL_DATA_TYPE(MIPI_DSI_DCS_LONG_WRITE); 1121 1122 dsi_write(msm_host, REG_DSI_CMD_MDP_STREAM0_CTRL, data); 1123 1124 data = DSI_CMD_MDP_STREAM0_TOTAL_H_TOTAL(hdisplay) | 1125 DSI_CMD_MDP_STREAM0_TOTAL_V_TOTAL(mode->vdisplay); 1126 dsi_write(msm_host, REG_DSI_CMD_MDP_STREAM0_TOTAL, data); 1127 } 1128 } 1129 --- 0-DAY CI Kernel Test Service, Intel Corporation https://lists.01.org/hyperkitty/list/kbuild-all(a)lists.01.org [-- Attachment #2: config.gz --] [-- Type: application/gzip, Size: 54713 bytes --]
next prev parent reply other threads:[~2021-07-19 9:27 UTC|newest] Thread overview: 62+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-07-15 6:51 [PATCH 00/11] drm/msm: Add Display Stream Compression Support Vinod Koul 2021-07-15 6:51 ` Vinod Koul 2021-07-15 6:51 ` [PATCH 01/11] drm/msm/dsi: add support for dsc data Vinod Koul 2021-07-15 6:51 ` Vinod Koul 2021-08-02 22:55 ` [Freedreno] " abhinavk 2021-10-06 5:24 ` Vinod Koul 2021-07-15 6:51 ` [PATCH 02/11] drm/msm/disp/dpu1: Add support for DSC Vinod Koul 2021-07-15 6:51 ` Vinod Koul 2021-07-19 8:28 ` kernel test robot 2021-07-19 8:28 ` kernel test robot 2021-08-02 23:03 ` [Freedreno] " abhinavk 2021-10-06 5:36 ` Vinod Koul 2021-07-15 6:51 ` [PATCH 03/11] drm/msm/disp/dpu1: Add support for DSC in pingpong block Vinod Koul 2021-07-15 6:51 ` Vinod Koul 2021-08-02 23:07 ` [Freedreno] " abhinavk 2021-07-15 6:51 ` [PATCH 04/11] drm/msm/disp/dpu1: Add DSC support in RM Vinod Koul 2021-07-15 6:51 ` Vinod Koul 2021-07-29 20:23 ` Dmitry Baryshkov 2021-07-29 20:23 ` Dmitry Baryshkov 2021-10-06 10:26 ` Vinod Koul 2021-08-02 23:24 ` [Freedreno] " abhinavk 2021-10-06 10:27 ` Vinod Koul 2021-07-15 6:51 ` [PATCH 05/11] drm/msm/disp/dpu1: Add DSC for SDM845 to hw_catalog Vinod Koul 2021-07-15 6:51 ` Vinod Koul 2021-07-29 20:25 ` Dmitry Baryshkov 2021-07-29 20:25 ` Dmitry Baryshkov 2021-10-06 10:50 ` Vinod Koul 2021-08-02 23:29 ` [Freedreno] " abhinavk 2021-10-06 10:52 ` Vinod Koul 2021-07-15 6:51 ` [PATCH 06/11] drm/msm/disp/dpu1: Add DSC support in hw_ctl Vinod Koul 2021-07-15 6:51 ` Vinod Koul 2021-07-29 22:15 ` Dmitry Baryshkov 2021-07-29 22:15 ` Dmitry Baryshkov 2021-10-06 12:21 ` Vinod Koul 2021-08-03 0:00 ` [Freedreno] " abhinavk 2021-10-06 12:21 ` Vinod Koul 2021-07-15 6:51 ` [PATCH 07/11] drm/msm/disp/dpu1: Don't use DSC with mode_3d Vinod Koul 2021-07-15 6:51 ` Vinod Koul 2021-08-03 0:24 ` [Freedreno] " abhinavk 2021-10-06 12:22 ` Vinod Koul 2021-07-15 6:52 ` [PATCH 08/11] drm/msm/disp/dpu1: Add support for DSC in encoder Vinod Koul 2021-07-15 6:52 ` Vinod Koul 2021-07-19 8:54 ` kernel test robot 2021-07-19 8:54 ` kernel test robot 2021-07-29 20:54 ` Dmitry Baryshkov 2021-07-29 20:54 ` Dmitry Baryshkov 2021-10-06 12:43 ` Vinod Koul 2021-08-03 0:57 ` [Freedreno] " abhinavk 2021-10-06 12:47 ` Vinod Koul 2021-07-15 6:52 ` [PATCH 09/11] drm/msm/disp/dpu1: Add support for DSC in topology Vinod Koul 2021-07-15 6:52 ` Vinod Koul 2021-08-03 1:05 ` [Freedreno] " abhinavk 2021-07-15 6:52 ` [PATCH 10/11] drm/msm/dsi: Add support for DSC configuration Vinod Koul 2021-07-15 6:52 ` Vinod Koul 2021-07-19 9:26 ` kernel test robot [this message] 2021-07-19 9:26 ` kernel test robot 2021-07-29 22:10 ` Dmitry Baryshkov 2021-07-29 22:10 ` Dmitry Baryshkov 2021-08-03 1:16 ` [Freedreno] " abhinavk 2021-07-15 6:52 ` [PATCH 11/11] drm/msm/dsi: Pass DSC params to drm_panel Vinod Koul 2021-07-15 6:52 ` Vinod Koul 2021-08-03 1:22 ` [Freedreno] " abhinavk
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=202107191741.a5prDJ26-lkp@intel.com \ --to=lkp@intel.com \ --cc=abhinavk@codeaurora.org \ --cc=airlied@linux.ie \ --cc=bjorn.andersson@linaro.org \ --cc=daniel@ffwll.ch \ --cc=dmitry.baryshkov@linaro.org \ --cc=jeffrey.l.hugo@gmail.com \ --cc=jonathan@marek.ca \ --cc=kbuild-all@lists.01.org \ --cc=linux-arm-msm@vger.kernel.org \ --cc=robdclark@gmail.com \ --cc=vkoul@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.