From: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com> To: "Simon Ser" <contact@emersion.fr>, "Michel Dänzer" <michel@daenzer.net>, "Bas Nieuwenhuizen" <bas@basnieuwenhuizen.nl>, "Marek Olšák" <marek.olsak@amd.com>, "Roman Gilg" <subdiff@gmail.com>, "Nicholas Kazlauskas" <nicholas.kazlauskas@amd.com>, "Harry Wentland" <Harry.Wentland@amd.com>, "Mark Yacoub" <markyacoub@chromium.org>, "Sean Paul" <seanpaul@chromium.org>, "Pekka Paalanen" <ppaalanen@gmail.com> Cc: linux-doc@vger.kernel.org, qingqing.zhuo@amd.com, roman.li@amd.com, amd-gfx@lists.freedesktop.org, aurabindo.pillai@amd.com, nicholas.choi@amd.com, dri-devel@lists.freedesktop.org, "Alex Deucher" <alexander.deucher@amd.com>, bhawanpreet.lakha@amd.com, "Christian König" <christian.koenig@amd.com> Subject: [PATCH 6/6] Documentation/gpu: Add DC glossary Date: Thu, 25 Nov 2021 10:38:30 -0500 [thread overview] Message-ID: <20211125153830.1352994-7-Rodrigo.Siqueira@amd.com> (raw) In-Reply-To: <20211125153830.1352994-1-Rodrigo.Siqueira@amd.com> In the DC driver, we have multiple acronyms that are not obvious most of the time. This commit introduces a DC glossary in order to make it easier to navigate through our driver. Signed-off-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com> --- Documentation/gpu/amdgpu-dc/amdgpu-dc.rst | 2 +- Documentation/gpu/amdgpu-dc/dc-glossary.rst | 257 ++++++++++++++++++++ 2 files changed, 258 insertions(+), 1 deletion(-) create mode 100644 Documentation/gpu/amdgpu-dc/dc-glossary.rst diff --git a/Documentation/gpu/amdgpu-dc/amdgpu-dc.rst b/Documentation/gpu/amdgpu-dc/amdgpu-dc.rst index 2e45e83d9a2a..15405c43786a 100644 --- a/Documentation/gpu/amdgpu-dc/amdgpu-dc.rst +++ b/Documentation/gpu/amdgpu-dc/amdgpu-dc.rst @@ -26,4 +26,4 @@ table of content: amdgpu-dcn-overview.rst amdgpu-dm.rst amdgpu-dc-debug.rst - + dc-glossary.rst diff --git a/Documentation/gpu/amdgpu-dc/dc-glossary.rst b/Documentation/gpu/amdgpu-dc/dc-glossary.rst new file mode 100644 index 000000000000..48698fc1799f --- /dev/null +++ b/Documentation/gpu/amdgpu-dc/dc-glossary.rst @@ -0,0 +1,257 @@ +=========== +DC Glossary +=========== + +.. glossary:: + + ABM + Adaptive Backlight Modulation + + APU + Accelerated Processing Unit + + ASIC + Application-Specific Integrated Circuit + + ASSR + Alternate Scrambler Seed Reset + + AZ + Azalia (HD audio DMA engine) + + BPC + Bits Per Colour/Component + + BPP + Bits Per Pixel + + Clocks + * PCLK: Pixel Clock + * SYMCLK: Symbol Clock + * SOCCLK: GPU Engine Clock + * DISPCLK: Display Clock + * DPPCLK: DPP Clock + * DCFCLK: Display Controller Fabric Clock + * REFCLK: Real Time Reference Clock + * PPLL: Pixel PLL + * FCLK: Fabric Clock + * MCLK: Memory Clock + * CPLIB: Content Protection Library + + CRC + Cyclic Redundancy Check + + CRTC + Cathode Ray Tube Controller - commonly called "Controller" - Generates + raw stream of pixels, clocked at pixel clock + + CVT + Coordinated Video Timings + + DAL + Display Abstraction layer + + DC (Software) + Display Core + + DC (Hardware) + Display Controller + + DCC + Delta Colour Compression + + DCE + Display Controller Engine + + DCHUB + Display Controller Hub + + ARB + Arbiter + + VTG + Vertical Timing Generator + + DCN + Display Core Next + + DCCG + Display Clock Generator block + + DDC + Display Data Channel + + DFS + Digital Frequency Synthesizer + + DIO + Display IO + + DPP + Display Pipes and Planes + + DSC + Display Stream Compression (Reduce the amount of bits to represent pixel + count while at the same pixel clock) + + dGPU + discrete GPU + + DMIF + Display Memory Interface + + DML + Display Mode Library + + DMCU + Display Micro Controller Unit + + DMCUB + Display Micro-Controller Unit, version B + + DPCD + DisplayPort Configuration Data + + DPM(S) + Display Power Management (Signaling) + + DRR + Dynamic Refresh Rate + + DWB + Display writeback + + ECP + Enhanced Content Protection + + FB + Frame Buffer + + FBC + Frame Buffer Compression + + FEC + Forward Error Correction + + FRL + Fixed Rate Link + + GCO + Graphical Controller Object + + GMC + Graphic Memory Controller + + GSL + Global Swap Lock + + iGPU + integrated GPU + + IH + Interrupt Handler + + ISR + Interrupt Service Request + + ISV + Independent Software Vendor + + KMD + Kernel Mode Driver + + LB + Line Buffer + + LFC + Low Framerate Compensation + + LTTPR + Link Training Tunable Phy Repeater + + LUT + Lookup Table + + MALL + Memory Access at Last Level + + MC + Memory Controller + + MPC + Multiple pipes and plane combine + + MPO + Multi Plane Overlay + + MST + Multi Stream Transport + + NBP State + Northbridge Power State + + NBIO + North Bridge Input/Output + + ODM + Output Data Mapping + + OPM + Output Protection Manager + + OPP + Output Plane Processor + + OPTC + Output Pipe Timing Combiner + + OTG + Output Timing Generator + + PCON + Power Controller + + PGFSM + Power Gate Finite State Machine + + PPLib + PowerPlay Library + + PSR + Panel Self Refresh + + SCL + Scaler + + SDP + Scalable Data Port + + SMU + System Management Unit + + SLS + Single Large Surface + + SST + Single Stream Transport + + TMDS + Transition-Minimized Differential Signaling + + TMZ + Trusted Memory Zone + + TTU + Time to Underflow + + VRR + Variable Refresh Rate + + UVD + Unified Video Decoder + + VCE + Video Compression Engine + + VCN + Video Codec Next -- 2.25.1
WARNING: multiple messages have this Message-ID (diff)
From: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com> To: "Simon Ser" <contact@emersion.fr>, "Michel Dänzer" <michel@daenzer.net>, "Bas Nieuwenhuizen" <bas@basnieuwenhuizen.nl>, "Marek Olšák" <marek.olsak@amd.com>, "Roman Gilg" <subdiff@gmail.com>, "Nicholas Kazlauskas" <nicholas.kazlauskas@amd.com>, "Harry Wentland" <Harry.Wentland@amd.com>, "Mark Yacoub" <markyacoub@chromium.org>, "Sean Paul" <seanpaul@chromium.org>, "Pekka Paalanen" <ppaalanen@gmail.com> Cc: "Alex Deucher" <alexander.deucher@amd.com>, "Christian König" <christian.koenig@amd.com>, aurabindo.pillai@amd.com, qingqing.zhuo@amd.com, roman.li@amd.com, nicholas.choi@amd.com, bhawanpreet.lakha@amd.com, linux-doc@vger.kernel.org, amd-gfx@lists.freedesktop.org, dri-devel@lists.freedesktop.org Subject: [PATCH 6/6] Documentation/gpu: Add DC glossary Date: Thu, 25 Nov 2021 10:38:30 -0500 [thread overview] Message-ID: <20211125153830.1352994-7-Rodrigo.Siqueira@amd.com> (raw) In-Reply-To: <20211125153830.1352994-1-Rodrigo.Siqueira@amd.com> In the DC driver, we have multiple acronyms that are not obvious most of the time. This commit introduces a DC glossary in order to make it easier to navigate through our driver. Signed-off-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com> --- Documentation/gpu/amdgpu-dc/amdgpu-dc.rst | 2 +- Documentation/gpu/amdgpu-dc/dc-glossary.rst | 257 ++++++++++++++++++++ 2 files changed, 258 insertions(+), 1 deletion(-) create mode 100644 Documentation/gpu/amdgpu-dc/dc-glossary.rst diff --git a/Documentation/gpu/amdgpu-dc/amdgpu-dc.rst b/Documentation/gpu/amdgpu-dc/amdgpu-dc.rst index 2e45e83d9a2a..15405c43786a 100644 --- a/Documentation/gpu/amdgpu-dc/amdgpu-dc.rst +++ b/Documentation/gpu/amdgpu-dc/amdgpu-dc.rst @@ -26,4 +26,4 @@ table of content: amdgpu-dcn-overview.rst amdgpu-dm.rst amdgpu-dc-debug.rst - + dc-glossary.rst diff --git a/Documentation/gpu/amdgpu-dc/dc-glossary.rst b/Documentation/gpu/amdgpu-dc/dc-glossary.rst new file mode 100644 index 000000000000..48698fc1799f --- /dev/null +++ b/Documentation/gpu/amdgpu-dc/dc-glossary.rst @@ -0,0 +1,257 @@ +=========== +DC Glossary +=========== + +.. glossary:: + + ABM + Adaptive Backlight Modulation + + APU + Accelerated Processing Unit + + ASIC + Application-Specific Integrated Circuit + + ASSR + Alternate Scrambler Seed Reset + + AZ + Azalia (HD audio DMA engine) + + BPC + Bits Per Colour/Component + + BPP + Bits Per Pixel + + Clocks + * PCLK: Pixel Clock + * SYMCLK: Symbol Clock + * SOCCLK: GPU Engine Clock + * DISPCLK: Display Clock + * DPPCLK: DPP Clock + * DCFCLK: Display Controller Fabric Clock + * REFCLK: Real Time Reference Clock + * PPLL: Pixel PLL + * FCLK: Fabric Clock + * MCLK: Memory Clock + * CPLIB: Content Protection Library + + CRC + Cyclic Redundancy Check + + CRTC + Cathode Ray Tube Controller - commonly called "Controller" - Generates + raw stream of pixels, clocked at pixel clock + + CVT + Coordinated Video Timings + + DAL + Display Abstraction layer + + DC (Software) + Display Core + + DC (Hardware) + Display Controller + + DCC + Delta Colour Compression + + DCE + Display Controller Engine + + DCHUB + Display Controller Hub + + ARB + Arbiter + + VTG + Vertical Timing Generator + + DCN + Display Core Next + + DCCG + Display Clock Generator block + + DDC + Display Data Channel + + DFS + Digital Frequency Synthesizer + + DIO + Display IO + + DPP + Display Pipes and Planes + + DSC + Display Stream Compression (Reduce the amount of bits to represent pixel + count while at the same pixel clock) + + dGPU + discrete GPU + + DMIF + Display Memory Interface + + DML + Display Mode Library + + DMCU + Display Micro Controller Unit + + DMCUB + Display Micro-Controller Unit, version B + + DPCD + DisplayPort Configuration Data + + DPM(S) + Display Power Management (Signaling) + + DRR + Dynamic Refresh Rate + + DWB + Display writeback + + ECP + Enhanced Content Protection + + FB + Frame Buffer + + FBC + Frame Buffer Compression + + FEC + Forward Error Correction + + FRL + Fixed Rate Link + + GCO + Graphical Controller Object + + GMC + Graphic Memory Controller + + GSL + Global Swap Lock + + iGPU + integrated GPU + + IH + Interrupt Handler + + ISR + Interrupt Service Request + + ISV + Independent Software Vendor + + KMD + Kernel Mode Driver + + LB + Line Buffer + + LFC + Low Framerate Compensation + + LTTPR + Link Training Tunable Phy Repeater + + LUT + Lookup Table + + MALL + Memory Access at Last Level + + MC + Memory Controller + + MPC + Multiple pipes and plane combine + + MPO + Multi Plane Overlay + + MST + Multi Stream Transport + + NBP State + Northbridge Power State + + NBIO + North Bridge Input/Output + + ODM + Output Data Mapping + + OPM + Output Protection Manager + + OPP + Output Plane Processor + + OPTC + Output Pipe Timing Combiner + + OTG + Output Timing Generator + + PCON + Power Controller + + PGFSM + Power Gate Finite State Machine + + PPLib + PowerPlay Library + + PSR + Panel Self Refresh + + SCL + Scaler + + SDP + Scalable Data Port + + SMU + System Management Unit + + SLS + Single Large Surface + + SST + Single Stream Transport + + TMDS + Transition-Minimized Differential Signaling + + TMZ + Trusted Memory Zone + + TTU + Time to Underflow + + VRR + Variable Refresh Rate + + UVD + Unified Video Decoder + + VCE + Video Compression Engine + + VCN + Video Codec Next -- 2.25.1
next prev parent reply other threads:[~2021-11-25 15:40 UTC|newest] Thread overview: 51+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-11-25 15:38 [PATCH 0/6] Expand display core documentation Rodrigo Siqueira 2021-11-25 15:38 ` Rodrigo Siqueira 2021-11-25 15:38 ` [PATCH 1/6] Documentation/gpu: Reorganize DC documentation Rodrigo Siqueira 2021-11-25 15:38 ` Rodrigo Siqueira 2021-11-26 10:35 ` Christian König 2021-11-26 15:40 ` Daniel Vetter 2021-11-26 15:40 ` Daniel Vetter 2021-11-26 15:40 ` Daniel Vetter 2021-11-26 15:42 ` Daniel Vetter 2021-11-26 15:42 ` Daniel Vetter 2021-11-26 15:42 ` Daniel Vetter 2021-11-29 12:06 ` Jani Nikula 2021-11-29 12:06 ` Jani Nikula 2021-11-30 15:46 ` Rodrigo Siqueira Jordao 2021-11-30 15:46 ` Rodrigo Siqueira Jordao 2021-11-30 15:48 ` Harry Wentland 2021-11-30 15:48 ` Harry Wentland 2021-11-30 15:59 ` Rodrigo Siqueira Jordao 2021-11-30 15:59 ` Rodrigo Siqueira Jordao 2021-11-30 16:03 ` Harry Wentland 2021-11-30 16:03 ` Harry Wentland 2021-11-30 20:38 ` Yann Dirson 2021-11-30 20:38 ` Yann Dirson 2021-11-30 20:38 ` Yann Dirson 2021-11-25 15:38 ` [PATCH 2/6] Documentation/gpu: Document amdgpu_dm_visual_confirm debugfs entry Rodrigo Siqueira 2021-11-25 15:38 ` Rodrigo Siqueira 2021-11-25 15:38 ` [PATCH 3/6] Documentation/gpu: Document pipe split visual confirmation Rodrigo Siqueira 2021-11-25 15:38 ` Rodrigo Siqueira 2021-11-25 15:38 ` [PATCH 4/6] Documentation/gpu: How to collect DTN log Rodrigo Siqueira 2021-11-25 15:38 ` Rodrigo Siqueira 2021-11-25 15:38 ` [PATCH 5/6] Documentation/gpu: Add basic overview of DC pipeline Rodrigo Siqueira 2021-11-25 15:38 ` Rodrigo Siqueira [this message] 2021-11-25 15:38 ` [PATCH 6/6] Documentation/gpu: Add DC glossary Rodrigo Siqueira 2021-11-29 20:08 ` Alex Deucher 2021-11-29 20:08 ` Alex Deucher 2021-11-29 20:08 ` Alex Deucher 2021-11-29 20:48 ` ydirson 2021-11-29 20:48 ` ydirson 2021-11-29 20:48 ` ydirson 2021-11-30 10:09 ` Christian König 2021-11-30 10:09 ` Christian König 2021-11-30 10:09 ` Christian König 2021-11-30 14:39 ` Alex Deucher 2021-11-30 14:39 ` Alex Deucher 2021-11-30 14:39 ` Alex Deucher 2021-11-30 15:53 ` Rodrigo Siqueira Jordao 2021-11-30 15:53 ` Rodrigo Siqueira Jordao 2021-11-30 15:53 ` Rodrigo Siqueira Jordao 2021-11-30 19:55 ` Yann Dirson 2021-11-30 19:55 ` Yann Dirson 2021-11-30 19:55 ` Yann Dirson
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20211125153830.1352994-7-Rodrigo.Siqueira@amd.com \ --to=rodrigo.siqueira@amd.com \ --cc=Harry.Wentland@amd.com \ --cc=alexander.deucher@amd.com \ --cc=amd-gfx@lists.freedesktop.org \ --cc=aurabindo.pillai@amd.com \ --cc=bas@basnieuwenhuizen.nl \ --cc=bhawanpreet.lakha@amd.com \ --cc=christian.koenig@amd.com \ --cc=contact@emersion.fr \ --cc=dri-devel@lists.freedesktop.org \ --cc=linux-doc@vger.kernel.org \ --cc=marek.olsak@amd.com \ --cc=markyacoub@chromium.org \ --cc=michel@daenzer.net \ --cc=nicholas.choi@amd.com \ --cc=nicholas.kazlauskas@amd.com \ --cc=ppaalanen@gmail.com \ --cc=qingqing.zhuo@amd.com \ --cc=roman.li@amd.com \ --cc=seanpaul@chromium.org \ --cc=subdiff@gmail.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.