From: Conor Dooley <conor.dooley@microchip.com> To: Palmer Dabbelt <palmer@dabbelt.com> Cc: Paul Walmsley <paul.walmsley@sifive.com>, Albert Ou <aou@eecs.berkeley.edu>, <linux-kernel@vger.kernel.org>, <linux-riscv@lists.infradead.org>, <daire.mcnamara@microchip.com>, <lewis.hanly@microchip.com>, <cyril.jean@microchip.com>, Conor Dooley <conor.dooley@microchip.com> Subject: [PATCH v2 4/4] MAINTAINERS: add polarfire rng, pci and clock drivers Date: Thu, 21 Apr 2022 09:58:06 +0100 [thread overview] Message-ID: <20220421085805.1220195-5-conor.dooley@microchip.com> (raw) In-Reply-To: <20220421085805.1220195-1-conor.dooley@microchip.com> Hardware random, PCI and clock drivers for the PolarFire SoC have been upstreamed but are not covered by the MAINTAINERS entry, so add them. Daire is the author of the clock & PCI drivers, so add him as a maintainer in place of Lewis. Signed-off-by: Conor Dooley <conor.dooley@microchip.com> --- MAINTAINERS | 5 ++++- 1 file changed, 4 insertions(+), 1 deletion(-) diff --git a/MAINTAINERS b/MAINTAINERS index fd768d43e048..d7602658b0a5 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -16939,12 +16939,15 @@ N: riscv K: riscv RISC-V/MICROCHIP POLARFIRE SOC SUPPORT -M: Lewis Hanly <lewis.hanly@microchip.com> M: Conor Dooley <conor.dooley@microchip.com> +M: Daire McNamara <daire.mcnamara@microchip.com> L: linux-riscv@lists.infradead.org S: Supported F: arch/riscv/boot/dts/microchip/ +F: drivers/char/hw_random/mpfs-rng.c +F: drivers/clk/microchip/clk-mpfs.c F: drivers/mailbox/mailbox-mpfs.c +F: drivers/pci/controller/pcie-microchip-host.c F: drivers/soc/microchip/ F: include/soc/microchip/mpfs.h -- 2.35.2 _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv
WARNING: multiple messages have this Message-ID (diff)
From: Conor Dooley <conor.dooley@microchip.com> To: Palmer Dabbelt <palmer@dabbelt.com> Cc: Paul Walmsley <paul.walmsley@sifive.com>, Albert Ou <aou@eecs.berkeley.edu>, <linux-kernel@vger.kernel.org>, <linux-riscv@lists.infradead.org>, <daire.mcnamara@microchip.com>, <lewis.hanly@microchip.com>, <cyril.jean@microchip.com>, Conor Dooley <conor.dooley@microchip.com> Subject: [PATCH v2 4/4] MAINTAINERS: add polarfire rng, pci and clock drivers Date: Thu, 21 Apr 2022 09:58:06 +0100 [thread overview] Message-ID: <20220421085805.1220195-5-conor.dooley@microchip.com> (raw) In-Reply-To: <20220421085805.1220195-1-conor.dooley@microchip.com> Hardware random, PCI and clock drivers for the PolarFire SoC have been upstreamed but are not covered by the MAINTAINERS entry, so add them. Daire is the author of the clock & PCI drivers, so add him as a maintainer in place of Lewis. Signed-off-by: Conor Dooley <conor.dooley@microchip.com> --- MAINTAINERS | 5 ++++- 1 file changed, 4 insertions(+), 1 deletion(-) diff --git a/MAINTAINERS b/MAINTAINERS index fd768d43e048..d7602658b0a5 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -16939,12 +16939,15 @@ N: riscv K: riscv RISC-V/MICROCHIP POLARFIRE SOC SUPPORT -M: Lewis Hanly <lewis.hanly@microchip.com> M: Conor Dooley <conor.dooley@microchip.com> +M: Daire McNamara <daire.mcnamara@microchip.com> L: linux-riscv@lists.infradead.org S: Supported F: arch/riscv/boot/dts/microchip/ +F: drivers/char/hw_random/mpfs-rng.c +F: drivers/clk/microchip/clk-mpfs.c F: drivers/mailbox/mailbox-mpfs.c +F: drivers/pci/controller/pcie-microchip-host.c F: drivers/soc/microchip/ F: include/soc/microchip/mpfs.h -- 2.35.2
next prev parent reply other threads:[~2022-04-21 8:59 UTC|newest] Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top 2022-04-21 8:58 [PATCH v2 0/4] polarfire soc kconfig/maintainers updates Conor Dooley 2022-04-21 8:58 ` Conor Dooley 2022-04-21 8:58 ` [PATCH v2 1/4] riscv: select peripheral drivers for polarfire soc Conor Dooley 2022-04-21 8:58 ` Conor Dooley 2022-04-21 8:58 ` [PATCH v2 2/4] riscv: config: enable the mailbox framework Conor Dooley 2022-04-21 8:58 ` Conor Dooley 2022-04-21 8:58 ` [PATCH v2 3/4] riscv: select vitesse phy driver for polarfire soc Conor Dooley 2022-04-21 8:58 ` Conor Dooley 2022-04-22 0:18 ` kernel test robot 2022-04-22 0:18 ` kernel test robot 2022-04-22 1:29 ` kernel test robot 2022-04-22 1:29 ` kernel test robot 2022-04-21 8:58 ` Conor Dooley [this message] 2022-04-21 8:58 ` [PATCH v2 4/4] MAINTAINERS: add polarfire rng, pci and clock drivers Conor Dooley
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20220421085805.1220195-5-conor.dooley@microchip.com \ --to=conor.dooley@microchip.com \ --cc=aou@eecs.berkeley.edu \ --cc=cyril.jean@microchip.com \ --cc=daire.mcnamara@microchip.com \ --cc=lewis.hanly@microchip.com \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-riscv@lists.infradead.org \ --cc=palmer@dabbelt.com \ --cc=paul.walmsley@sifive.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.