All of lore.kernel.org
 help / color / mirror / Atom feed
From: Oleksandr Suvorov <oleksandr.suvorov@foundries.io>
To: u-boot@lists.denx.de
Cc: Michal Simek <michal.simek@xilinx.com>,
	Adrian Fiergolski <adrian.fiergolski@fastree3d.com>,
	Ricardo Salveti <ricardo@foundries.io>,
	Jorge Ramirez-Ortiz <jorge@foundries.io>,
	Igor Opaniuk <igor.opaniuk@foundries.io>,
	Oleksandr Suvorov <oleksandr.suvorov@foundries.io>,
	Michal Simek <michal.simek@amd.com>
Subject: [PATCH v8 04/14] fpga: xilinx: add bitstream flags to driver desc
Date: Wed,  1 Jun 2022 02:08:29 +0300	[thread overview]
Message-ID: <20220531230839.183690-5-oleksandr.suvorov@foundries.io> (raw)
In-Reply-To: <20220531230839.183690-4-oleksandr.suvorov@foundries.io>

Store a set of supported bitstream types in xilinx_desc structure.
It will be used to determine whether an FPGA image is able to be
loaded with a given driver.

Signed-off-by: Oleksandr Suvorov <oleksandr.suvorov@foundries.io>
---

(no changes since v1)

 include/versalpl.h | 2 +-
 include/xilinx.h   | 5 +++++
 include/zynqmppl.h | 2 +-
 3 files changed, 7 insertions(+), 2 deletions(-)

diff --git a/include/versalpl.h b/include/versalpl.h
index b94c82e6e66..26f04a2f649 100644
--- a/include/versalpl.h
+++ b/include/versalpl.h
@@ -15,6 +15,6 @@
 extern struct xilinx_fpga_op versal_op;
 
 #define XILINX_VERSAL_DESC \
-{ xilinx_versal, csu_dma, 1, &versal_op, 0, &versal_op }
+{ xilinx_versal, csu_dma, 1, &versal_op, 0, &versal_op, NULL, FPGA_LEGACY }
 
 #endif /* _VERSALPL_H_ */
diff --git a/include/xilinx.h b/include/xilinx.h
index 362943bc717..91179abe31f 100644
--- a/include/xilinx.h
+++ b/include/xilinx.h
@@ -37,6 +37,9 @@ typedef enum {			/* typedef xilinx_family */
 	max_xilinx_type		/* insert all new types before this */
 } xilinx_family;		/* end, typedef xilinx_family */
 
+/* FPGA bitstream supported types */
+#define FPGA_LEGACY			BIT(0)
+
 typedef struct {		/* typedef xilinx_desc */
 	xilinx_family family;	/* part type */
 	xilinx_iface iface;	/* interface type */
@@ -45,6 +48,7 @@ typedef struct {		/* typedef xilinx_desc */
 	int cookie;		/* implementation specific cookie */
 	struct xilinx_fpga_op *operations; /* operations */
 	char *name;		/* device name in bitstream */
+	int flags;		/* compatible flags */
 } xilinx_desc;			/* end, typedef xilinx_desc */
 
 struct xilinx_fpga_op {
@@ -56,6 +60,7 @@ struct xilinx_fpga_op {
 		     struct fpga_secure_info *fpga_sec_info);
 	int (*dump)(xilinx_desc *desc, const void *buf, size_t bsize);
 	int (*info)(xilinx_desc *desc);
+	int (*str2flag)(xilinx_desc *desc, const char *string);
 };
 
 /* Generic Xilinx Functions
diff --git a/include/zynqmppl.h b/include/zynqmppl.h
index 35cfe17d444..a6e171dcb49 100644
--- a/include/zynqmppl.h
+++ b/include/zynqmppl.h
@@ -26,6 +26,6 @@
 extern struct xilinx_fpga_op zynqmp_op;
 
 #define XILINX_ZYNQMP_DESC \
-{ xilinx_zynqmp, csu_dma, 1, &zynqmp_op, 0, &zynqmp_op }
+{ xilinx_zynqmp, csu_dma, 1, &zynqmp_op, 0, &zynqmp_op, NULL, FPGA_LEGACY }
 
 #endif /* _ZYNQMPPL_H_ */
-- 
2.36.1


  reply	other threads:[~2022-05-31 23:09 UTC|newest]

Thread overview: 15+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-05-31 23:08 [PATCH v8 00/14] fpga: zynqmp: Adding support of loading authenticated images Oleksandr Suvorov
2022-05-31 23:08 ` [PATCH v8 01/14] Prepare v2022.07-rc3 Oleksandr Suvorov
2022-05-31 23:08   ` [PATCH v8 02/14] fpga: add option for loading FPGA secure bitstreams Oleksandr Suvorov
2022-05-31 23:08     ` [PATCH v8 03/14] fpga: xilinx: add missed identifier names Oleksandr Suvorov
2022-05-31 23:08       ` Oleksandr Suvorov [this message]
2022-05-31 23:08         ` [PATCH v8 05/14] fpga: zynqmp: add str2flags call Oleksandr Suvorov
2022-05-31 23:08           ` [PATCH v8 06/14] fpga: add fpga_compatible2flag Oleksandr Suvorov
2022-05-31 23:08             ` [PATCH v8 07/14] fpga: xilinx: pass compatible flags to xilinx_load() Oleksandr Suvorov
2022-05-31 23:08               ` [PATCH v8 08/14] fpga: pass compatible flags to fpga_load() Oleksandr Suvorov
2022-05-31 23:08                 ` [PATCH v8 09/14] spl: fit: pass real " Oleksandr Suvorov
2022-05-31 23:08                   ` [PATCH v8 10/14] fpga: xilinx: pass compatible flags to load() callback Oleksandr Suvorov
2022-05-31 23:08                     ` [PATCH v8 11/14] fpga: zynqmp: optimize zynqmppl_load() code Oleksandr Suvorov
2022-05-31 23:08                       ` [PATCH v8 12/14] fpga: zynqmp: add bitstream compatible checking Oleksandr Suvorov
2022-05-31 23:08                         ` [PATCH v8 13/14] fpga: zynqmp: support loading authenticated images Oleksandr Suvorov
2022-05-31 23:08                           ` [PATCH v8 14/14] fpga: zynqmp: support loading encrypted bitfiles Oleksandr Suvorov

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20220531230839.183690-5-oleksandr.suvorov@foundries.io \
    --to=oleksandr.suvorov@foundries.io \
    --cc=adrian.fiergolski@fastree3d.com \
    --cc=igor.opaniuk@foundries.io \
    --cc=jorge@foundries.io \
    --cc=michal.simek@amd.com \
    --cc=michal.simek@xilinx.com \
    --cc=ricardo@foundries.io \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.