From: Samuel Holland <samuel@sholland.org> To: Chen-Yu Tsai <wens@csie.org>, Jernej Skrabec <jernej.skrabec@gmail.com>, Linus Walleij <linus.walleij@linaro.org> Cc: Samuel Holland <samuel@sholland.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Maxime Ripard <mripard@kernel.org>, Ondrej Jirman <x@xff.cz>, Rob Herring <robh+dt@kernel.org>, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org, linux-sunxi@lists.linux.dev Subject: [PATCH 1/6] dt-bindings: pinctrl: Add compatibles for Allwinner D1/D1s Date: Sat, 25 Jun 2022 21:11:42 -0500 [thread overview] Message-ID: <20220626021148.56740-2-samuel@sholland.org> (raw) In-Reply-To: <20220626021148.56740-1-samuel@sholland.org> D1 contains a pin controller similar to previous SoCs, but with some register layout changes. It includes 6 interrupt-capable pin banks. D1s is a low pin count version of the D1 SoC, with some pins omitted. The remaining pins have the same function assignments as D1. Signed-off-by: Samuel Holland <samuel@sholland.org> --- .../pinctrl/allwinner,sun4i-a10-pinctrl.yaml | 15 +++++++++++++++ 1 file changed, 15 insertions(+) diff --git a/Documentation/devicetree/bindings/pinctrl/allwinner,sun4i-a10-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/allwinner,sun4i-a10-pinctrl.yaml index bfce850c2035..3da52814f151 100644 --- a/Documentation/devicetree/bindings/pinctrl/allwinner,sun4i-a10-pinctrl.yaml +++ b/Documentation/devicetree/bindings/pinctrl/allwinner,sun4i-a10-pinctrl.yaml @@ -46,6 +46,8 @@ properties: - allwinner,sun8i-v3s-pinctrl - allwinner,sun9i-a80-pinctrl - allwinner,sun9i-a80-r-pinctrl + - allwinner,sun20i-d1-pinctrl + - allwinner,sun20i-d1s-pinctrl - allwinner,sun50i-a64-pinctrl - allwinner,sun50i-a64-r-pinctrl - allwinner,sun50i-a100-pinctrl @@ -171,6 +173,19 @@ allOf: minItems: 7 maxItems: 7 + - if: + properties: + compatible: + enum: + - allwinner,sun20i-d1-pinctrl + - allwinner,sun20i-d1s-pinctrl + + then: + properties: + interrupts: + minItems: 6 + maxItems: 6 + - if: properties: compatible: -- 2.35.1
WARNING: multiple messages have this Message-ID (diff)
From: Samuel Holland <samuel@sholland.org> To: Chen-Yu Tsai <wens@csie.org>, Jernej Skrabec <jernej.skrabec@gmail.com>, Linus Walleij <linus.walleij@linaro.org> Cc: Samuel Holland <samuel@sholland.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Maxime Ripard <mripard@kernel.org>, Ondrej Jirman <x@xff.cz>, Rob Herring <robh+dt@kernel.org>, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org, linux-sunxi@lists.linux.dev Subject: [PATCH 1/6] dt-bindings: pinctrl: Add compatibles for Allwinner D1/D1s Date: Sat, 25 Jun 2022 21:11:42 -0500 [thread overview] Message-ID: <20220626021148.56740-2-samuel@sholland.org> (raw) In-Reply-To: <20220626021148.56740-1-samuel@sholland.org> D1 contains a pin controller similar to previous SoCs, but with some register layout changes. It includes 6 interrupt-capable pin banks. D1s is a low pin count version of the D1 SoC, with some pins omitted. The remaining pins have the same function assignments as D1. Signed-off-by: Samuel Holland <samuel@sholland.org> --- .../pinctrl/allwinner,sun4i-a10-pinctrl.yaml | 15 +++++++++++++++ 1 file changed, 15 insertions(+) diff --git a/Documentation/devicetree/bindings/pinctrl/allwinner,sun4i-a10-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/allwinner,sun4i-a10-pinctrl.yaml index bfce850c2035..3da52814f151 100644 --- a/Documentation/devicetree/bindings/pinctrl/allwinner,sun4i-a10-pinctrl.yaml +++ b/Documentation/devicetree/bindings/pinctrl/allwinner,sun4i-a10-pinctrl.yaml @@ -46,6 +46,8 @@ properties: - allwinner,sun8i-v3s-pinctrl - allwinner,sun9i-a80-pinctrl - allwinner,sun9i-a80-r-pinctrl + - allwinner,sun20i-d1-pinctrl + - allwinner,sun20i-d1s-pinctrl - allwinner,sun50i-a64-pinctrl - allwinner,sun50i-a64-r-pinctrl - allwinner,sun50i-a100-pinctrl @@ -171,6 +173,19 @@ allOf: minItems: 7 maxItems: 7 + - if: + properties: + compatible: + enum: + - allwinner,sun20i-d1-pinctrl + - allwinner,sun20i-d1s-pinctrl + + then: + properties: + interrupts: + minItems: 6 + maxItems: 6 + - if: properties: compatible: -- 2.35.1 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2022-06-26 2:11 UTC|newest] Thread overview: 56+ messages / expand[flat|nested] mbox.gz Atom feed top 2022-06-26 2:11 [PATCH 0/6] pinctrl: sunxi: Allwinner D1/D1s support Samuel Holland 2022-06-26 2:11 ` Samuel Holland 2022-06-26 2:11 ` Samuel Holland [this message] 2022-06-26 2:11 ` [PATCH 1/6] dt-bindings: pinctrl: Add compatibles for Allwinner D1/D1s Samuel Holland 2022-06-26 10:37 ` Krzysztof Kozlowski 2022-06-26 10:37 ` Krzysztof Kozlowski 2022-07-01 13:02 ` Heiko Stuebner 2022-07-01 13:02 ` Heiko Stuebner 2022-07-11 8:58 ` Linus Walleij 2022-07-11 8:58 ` Linus Walleij 2022-07-12 10:14 ` Samuel Holland 2022-07-12 10:14 ` Samuel Holland 2022-07-13 2:56 ` Samuel Holland 2022-07-13 2:56 ` Samuel Holland 2022-06-26 2:11 ` [PATCH 2/6] pinctrl: sunxi: Add I/O bias setting for H6 R-PIO Samuel Holland 2022-06-26 2:11 ` Samuel Holland 2022-06-27 20:34 ` Jernej Škrabec 2022-06-27 20:34 ` Jernej Škrabec 2022-06-28 3:18 ` Samuel Holland 2022-06-28 3:18 ` Samuel Holland 2022-07-01 13:03 ` Heiko Stuebner 2022-07-01 13:03 ` Heiko Stuebner 2022-06-26 2:11 ` [PATCH 3/6] pinctrl: sunxi: Support the 2.5V I/O bias mode Samuel Holland 2022-06-26 2:11 ` Samuel Holland 2022-06-27 20:43 ` Jernej Škrabec 2022-06-27 20:43 ` Jernej Škrabec 2022-06-28 3:29 ` Samuel Holland 2022-06-28 3:29 ` Samuel Holland 2022-07-02 19:48 ` Jernej Škrabec 2022-07-02 19:48 ` Jernej Škrabec 2022-07-01 13:04 ` Heiko Stuebner 2022-07-01 13:04 ` Heiko Stuebner 2022-06-26 2:11 ` [PATCH 4/6] pinctrl: sunxi: Refactor register/offset calculation Samuel Holland 2022-06-26 2:11 ` Samuel Holland 2022-07-01 13:07 ` Heiko Stuebner 2022-07-01 13:07 ` Heiko Stuebner 2022-07-02 20:29 ` Jernej Škrabec 2022-07-02 20:29 ` Jernej Škrabec 2022-06-26 2:11 ` [PATCH 5/6] pinctrl: sunxi: Make some layout parameters dynamic Samuel Holland 2022-06-26 2:11 ` Samuel Holland 2022-07-01 13:09 ` Heiko Stuebner 2022-07-01 13:09 ` Heiko Stuebner 2022-07-02 20:33 ` Jernej Škrabec 2022-07-02 20:33 ` Jernej Škrabec 2022-06-26 2:11 ` [PATCH 6/6] pinctrl: sunxi: Add driver for Allwinner D1/D1s Samuel Holland 2022-06-26 2:11 ` Samuel Holland 2022-07-01 13:13 ` Heiko Stuebner 2022-07-01 13:13 ` Heiko Stuebner 2022-07-01 15:16 ` Samuel Holland 2022-07-01 15:16 ` Samuel Holland 2022-07-02 14:47 ` Andre Przywara 2022-07-02 14:47 ` Andre Przywara 2022-07-02 15:43 ` Samuel Holland 2022-07-02 15:43 ` Samuel Holland 2022-07-04 9:42 ` Andre Przywara 2022-07-04 9:42 ` Andre Przywara
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20220626021148.56740-2-samuel@sholland.org \ --to=samuel@sholland.org \ --cc=devicetree@vger.kernel.org \ --cc=jernej.skrabec@gmail.com \ --cc=krzysztof.kozlowski+dt@linaro.org \ --cc=linus.walleij@linaro.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-gpio@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-sunxi@lists.linux.dev \ --cc=mripard@kernel.org \ --cc=robh+dt@kernel.org \ --cc=wens@csie.org \ --cc=x@xff.cz \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.