From: Alistair Francis <alistair.francis@opensource.wdc.com>
To: qemu-devel@nongnu.org
Cc: alistair23@gmail.com, Alistair Francis <alistair@alistair23.me>
Subject: [PULL 00/19] riscv-to-apply queue
Date: Sun, 3 Jul 2022 10:09:19 +1000 [thread overview]
Message-ID: <20220703000938.437765-1-alistair.francis@opensource.wdc.com> (raw)
From: Alistair Francis <alistair@alistair23.me>
The following changes since commit d495e432c04a6394126c35cf96517749708b410f:
Merge tag 'pull-aspeed-20220630' of https://github.com/legoater/qemu into staging (2022-06-30 22:04:12 +0530)
are available in the Git repository at:
git@github.com:alistair23/qemu.git tags/pull-riscv-to-apply-20220703
for you to fetch changes up to 435774992e82d2d16f025afbb20b4f7be9b242b0:
target/riscv: Update default priority table for local interrupts (2022-07-03 10:03:20 +1000)
----------------------------------------------------------------
Fifth RISC-V PR for QEMU 7.1
* Fix register zero guarding for auipc and lui
* Ensure bins (mtval) is set correctly
* Minimize the calls to decode_save_opc
* Guard against PMP ranges with a negative size
* Implement mcountinhibit CSR
* Add support for hpmcounters/hpmevents
* Improve PMU implenentation
* Support mcycle/minstret write operation
* Fixup MSECCFG minimum priv check
* Ibex (OpenTitan) fixup priv version
* Fix bug resulting in always using latest priv spec
* Reduce FDT address alignment constraints
* Set minumum priv spec version for mcountinhibit
* AIA update to v0.3 of the spec
----------------------------------------------------------------
Alistair Francis (3):
target/riscv: Fixup MSECCFG minimum priv check
target/riscv: Ibex: Support priv version 1.11
hw/riscv: boot: Reduce FDT address alignment constraints
Anup Patel (4):
target/riscv: Don't force update priv spec version to latest
target/riscv: Set minumum priv spec version for mcountinhibit
target/riscv: Remove CSRs that set/clear an IMSIC interrupt file bits
target/riscv: Update default priority table for local interrupts
Atish Patra (7):
target/riscv: Fix PMU CSR predicate function
target/riscv: Implement PMU CSR predicate function for S-mode
target/riscv: pmu: Rename the counters extension to pmu
target/riscv: pmu: Make number of counters configurable
target/riscv: Implement mcountinhibit CSR
target/riscv: Add support for hpmcounters/hpmevents
target/riscv: Support mcycle/minstret write operation
Nicolas Pitre (1):
target/riscv/pmp: guard against PMP ranges with a negative size
Richard Henderson (3):
target/riscv: Set env->bins in gen_exception_illegal
target/riscv: Remove generate_exception_mtval
target/riscv: Minimize the calls to decode_save_opc
Víctor Colombo (1):
target/riscv: Remove condition guarding register zero for auipc and lui
target/riscv/cpu.h | 24 +-
target/riscv/cpu_bits.h | 30 +-
target/riscv/pmu.h | 28 +
hw/riscv/boot.c | 4 +-
target/riscv/cpu.c | 17 +-
target/riscv/cpu_helper.c | 134 ++--
target/riscv/csr.c | 857 +++++++++++++++----------
target/riscv/machine.c | 25 +
target/riscv/pmp.c | 3 +
target/riscv/pmu.c | 32 +
target/riscv/translate.c | 31 +-
target/riscv/insn_trans/trans_privileged.c.inc | 4 +
target/riscv/insn_trans/trans_rvh.c.inc | 2 +
target/riscv/insn_trans/trans_rvi.c.inc | 10 +-
target/riscv/meson.build | 3 +-
tests/tcg/riscv64/Makefile.softmmu-target | 21 +
tests/tcg/riscv64/issue1060.S | 53 ++
tests/tcg/riscv64/semihost.ld | 21 +
18 files changed, 843 insertions(+), 456 deletions(-)
create mode 100644 target/riscv/pmu.h
create mode 100644 target/riscv/pmu.c
create mode 100644 tests/tcg/riscv64/Makefile.softmmu-target
create mode 100644 tests/tcg/riscv64/issue1060.S
create mode 100644 tests/tcg/riscv64/semihost.ld
next reply other threads:[~2022-07-03 0:11 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-07-03 0:09 Alistair Francis [this message]
2022-07-03 0:09 ` [PULL 01/19] target/riscv: Remove condition guarding register zero for auipc and lui Alistair Francis
2022-07-03 0:09 ` [PULL 02/19] target/riscv: Set env->bins in gen_exception_illegal Alistair Francis
2022-07-03 0:09 ` [PULL 03/19] target/riscv: Remove generate_exception_mtval Alistair Francis
2022-07-03 0:09 ` [PULL 04/19] target/riscv: Minimize the calls to decode_save_opc Alistair Francis
2022-07-03 0:09 ` [PULL 05/19] target/riscv/pmp: guard against PMP ranges with a negative size Alistair Francis
2022-07-03 0:09 ` [PULL 06/19] target/riscv: Fix PMU CSR predicate function Alistair Francis
2022-07-03 0:12 ` [PULL 00/19] riscv-to-apply queue Alistair Francis
-- strict thread matches above, loose matches on Subject: below --
2021-02-18 1:59 Alistair Francis
2021-02-18 13:25 ` Peter Maydell
2021-02-18 14:07 ` Bin Meng
2021-02-18 14:22 ` Peter Maydell
2021-02-19 12:36 ` Bin Meng
2021-02-19 13:31 ` Philippe Mathieu-Daudé
2021-02-19 13:40 ` Peter Maydell
2021-02-19 16:12 ` Richard W.M. Jones
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220703000938.437765-1-alistair.francis@opensource.wdc.com \
--to=alistair.francis@opensource.wdc.com \
--cc=alistair23@gmail.com \
--cc=alistair@alistair23.me \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.