All of lore.kernel.org
 help / color / mirror / Atom feed
From: Bin Meng <bmeng.cn@gmail.com>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: Alistair Francis <alistair23@gmail.com>,
	Alistair Francis <alistair.francis@wdc.com>,
	QEMU Developers <qemu-devel@nongnu.org>
Subject: Re: [PULL 00/19] riscv-to-apply queue
Date: Thu, 18 Feb 2021 22:07:20 +0800	[thread overview]
Message-ID: <CAEUhbmXeYDkKiNnkffRoE8dZc_=-vByoQfr6gdSSUNubkCaB8Q@mail.gmail.com> (raw)
In-Reply-To: <CAFEAcA_aEtpfMScS3uzrpbBqAgqGWsWjeisUXCSpqdJJ7=uCYw@mail.gmail.com>

On Thu, Feb 18, 2021 at 9:26 PM Peter Maydell <peter.maydell@linaro.org> wrote:
>
> On Thu, 18 Feb 2021 at 01:59, Alistair Francis <alistair.francis@wdc.com> wrote:
> >
> > The following changes since commit 1af5629673bb5c1592d993f9fb6119a62845f576:
> >
> >   Merge remote-tracking branch 'remotes/dgilbert-gitlab/tags/pull-virtiofs-20210216' into staging (2021-02-17 14:44:18 +0000)
> >
> > are available in the Git repository at:
> >
> >   git@github.com:alistair23/qemu.git tags/pull-riscv-to-apply-20210217-1
> >
> > for you to fetch changes up to d0867d2dad4125d2295b28d6f91fa49cf034ffd2:
> >
> >   hw/riscv: virt: Map high mmio for PCIe (2021-02-17 17:47:19 -0800)
> >
> > ----------------------------------------------------------------
> > RISC-V PR for 6.0
> >
> > This PR is a collection of RISC-V patches:
> >  - Improvements to SiFive U OTP
> >  - Upgrade OpenSBI to v0.9
> >  - Support the QMP dump-guest-memory
> >  - Add support for the SiFive SPI controller (sifive_u)
> >  - Initial RISC-V system documentation
> >  - A fix for the Goldfish RTC
> >  - MAINTAINERS updates
> >  - Support for high PCIe memory in the virt machine
>
> Fails to compile, 32 bit hosts:
>
> ../../hw/riscv/virt.c: In function 'virt_machine_init':
> ../../hw/riscv/virt.c:621:43: error: comparison is always false due to
> limited range of data type [-Werror=type-limits]
>          if ((uint64_t)(machine->ram_size) > 10 * GiB) {
>                                            ^
> ../../hw/riscv/virt.c:623:33: error: large integer implicitly
> truncated to unsigned type [-Werror=overflow]
>              machine->ram_size = 10 * GiB;
>                                  ^~

This kind of error is tricky. I wonder whether we should deprecate
32-bit host support though.

Regards,
Bin


  reply	other threads:[~2021-02-18 14:11 UTC|newest]

Thread overview: 29+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-02-18  1:59 [PULL 00/19] riscv-to-apply queue Alistair Francis
2021-02-18  1:59 ` [PULL 01/19] target/riscv: Declare csr_ops[] with a known size Alistair Francis
2021-02-18  1:59 ` [PULL 02/19] hw/misc: sifive_u_otp: Use error_report() when block operation fails Alistair Francis
2021-02-18  1:59 ` [PULL 03/19] roms/opensbi: Upgrade from v0.8 to v0.9 Alistair Francis
2021-02-18  1:59 ` [PULL 04/19] target-riscv: support QMP dump-guest-memory Alistair Francis
2021-02-18  1:59 ` [PULL 05/19] hw/block: m25p80: Add ISSI SPI flash support Alistair Francis
2021-02-18  1:59 ` [PULL 06/19] hw/block: m25p80: Add various ISSI flash information Alistair Francis
2021-02-18  1:59 ` [PULL 07/19] hw/ssi: Add SiFive SPI controller support Alistair Francis
2021-02-18  1:59 ` [PULL 08/19] hw/riscv: sifive_u: Add QSPI0 controller and connect a flash Alistair Francis
2021-02-18  1:59 ` [PULL 09/19] hw/riscv: sifive_u: Add QSPI2 controller and connect an SD card Alistair Francis
2021-02-18  1:59 ` [PULL 10/19] hw/riscv: sifive_u: Change SIFIVE_U_GEM_IRQ to decimal value Alistair Francis
2021-02-18  1:59 ` [PULL 11/19] docs/system: Sort targets in alphabetical order Alistair Francis
2021-02-18  1:59 ` [PULL 12/19] docs/system: Add RISC-V documentation Alistair Francis
2021-02-18  1:59 ` [PULL 13/19] docs/system: riscv: Add documentation for sifive_u machine Alistair Francis
2021-02-18  1:59 ` [PULL 14/19] goldfish_rtc: re-arm the alarm after migration Alistair Francis
2021-02-18  1:59 ` [PULL 15/19] MAINTAINERS: Add a SiFive machine section Alistair Francis
2021-02-18  1:59 ` [PULL 16/19] hw/riscv: Drop 'struct MemmapEntry' Alistair Francis
2021-02-18  1:59 ` [PULL 17/19] hw/riscv: virt: Drop the 'link_up' parameter of gpex_pcie_init() Alistair Francis
2021-02-18  1:59 ` [PULL 18/19] hw/riscv: virt: Limit RAM size in a 32-bit system Alistair Francis
2021-02-18  1:59 ` [PULL 19/19] hw/riscv: virt: Map high mmio for PCIe Alistair Francis
2021-02-18 13:25 ` [PULL 00/19] riscv-to-apply queue Peter Maydell
2021-02-18 14:07   ` Bin Meng [this message]
2021-02-18 14:22     ` Peter Maydell
2021-02-19 12:36       ` Bin Meng
2021-02-19 13:31       ` Philippe Mathieu-Daudé
2021-02-19 13:40         ` Peter Maydell
2021-02-19 16:12         ` Richard W.M. Jones
2022-07-03  0:09 Alistair Francis
2022-07-03  0:12 ` Alistair Francis

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to='CAEUhbmXeYDkKiNnkffRoE8dZc_=-vByoQfr6gdSSUNubkCaB8Q@mail.gmail.com' \
    --to=bmeng.cn@gmail.com \
    --cc=alistair.francis@wdc.com \
    --cc=alistair23@gmail.com \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.