From: Akhil P Oommen <quic_akhilpo@quicinc.com> To: freedreno <freedreno@lists.freedesktop.org>, <dri-devel@lists.freedesktop.org>, <linux-arm-msm@vger.kernel.org>, Rob Clark <robdclark@gmail.com>, Bjorn Andersson <bjorn.andersson@linaro.org> Cc: devicetree@vger.kernel.org, Jonathan Marek <jonathan@marek.ca>, Akhil P Oommen <quic_akhilpo@quicinc.com>, linux-kernel@vger.kernel.org, Douglas Anderson <dianders@chromium.org>, Rob Herring <robh+dt@kernel.org>, Jordan Crouse <jordan@cosmicpenguin.net>, Andy Gross <agross@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Matthias Kaehlcke <mka@chromium.org> Subject: [PATCH 5/7] arm64: dts: qcom: sc7280: Update gpu register list Date: Thu, 7 Jul 2022 21:41:00 +0530 [thread overview] Message-ID: <20220707213950.5.I7291c830ace04fce07e6bd95a11de4ba91410f7b@changeid> (raw) In-Reply-To: <1657210262-17166-1-git-send-email-quic_akhilpo@quicinc.com> Update gpu register array with gpucc memory region. Signed-off-by: Akhil P Oommen <quic_akhilpo@quicinc.com> --- arch/arm64/boot/dts/qcom/sc7280.dtsi | 6 ++++-- 1 file changed, 4 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi index e66fc67..defdb25 100644 --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi @@ -2228,10 +2228,12 @@ compatible = "qcom,adreno-635.0", "qcom,adreno"; reg = <0 0x03d00000 0 0x40000>, <0 0x03d9e000 0 0x1000>, - <0 0x03d61000 0 0x800>; + <0 0x03d61000 0 0x800>, + <0 0x03d90000 0 0x2000>; reg-names = "kgsl_3d0_reg_memory", "cx_mem", - "cx_dbgc"; + "cx_dbgc", + "gpucc"; interrupts = <GIC_SPI 300 IRQ_TYPE_LEVEL_HIGH>; iommus = <&adreno_smmu 0 0x401>; operating-points-v2 = <&gpu_opp_table>; -- 2.7.4
WARNING: multiple messages have this Message-ID (diff)
From: Akhil P Oommen <quic_akhilpo@quicinc.com> To: freedreno <freedreno@lists.freedesktop.org>, <dri-devel@lists.freedesktop.org>, <linux-arm-msm@vger.kernel.org>, Rob Clark <robdclark@gmail.com>, Bjorn Andersson <bjorn.andersson@linaro.org> Cc: Jordan Crouse <jordan@cosmicpenguin.net>, Douglas Anderson <dianders@chromium.org>, Matthias Kaehlcke <mka@chromium.org>, Jonathan Marek <jonathan@marek.ca>, Akhil P Oommen <quic_akhilpo@quicinc.com>, Andy Gross <agross@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Rob Herring <robh+dt@kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org> Subject: [PATCH 5/7] arm64: dts: qcom: sc7280: Update gpu register list Date: Thu, 7 Jul 2022 21:41:00 +0530 [thread overview] Message-ID: <20220707213950.5.I7291c830ace04fce07e6bd95a11de4ba91410f7b@changeid> (raw) In-Reply-To: <1657210262-17166-1-git-send-email-quic_akhilpo@quicinc.com> Update gpu register array with gpucc memory region. Signed-off-by: Akhil P Oommen <quic_akhilpo@quicinc.com> --- arch/arm64/boot/dts/qcom/sc7280.dtsi | 6 ++++-- 1 file changed, 4 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi index e66fc67..defdb25 100644 --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi @@ -2228,10 +2228,12 @@ compatible = "qcom,adreno-635.0", "qcom,adreno"; reg = <0 0x03d00000 0 0x40000>, <0 0x03d9e000 0 0x1000>, - <0 0x03d61000 0 0x800>; + <0 0x03d61000 0 0x800>, + <0 0x03d90000 0 0x2000>; reg-names = "kgsl_3d0_reg_memory", "cx_mem", - "cx_dbgc"; + "cx_dbgc", + "gpucc"; interrupts = <GIC_SPI 300 IRQ_TYPE_LEVEL_HIGH>; iommus = <&adreno_smmu 0 0x401>; operating-points-v2 = <&gpu_opp_table>; -- 2.7.4
next prev parent reply other threads:[~2022-07-07 16:12 UTC|newest] Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top 2022-07-07 16:10 [PATCH 0/7] Improve GPU Recovery Akhil P Oommen 2022-07-07 16:10 ` Akhil P Oommen 2022-07-07 16:10 ` [PATCH 1/7] drm/msm: Remove unnecessary pm_runtime_get/put Akhil P Oommen 2022-07-07 16:10 ` Akhil P Oommen 2022-07-07 16:10 ` [PATCH 2/7] drm/msm: Correct pm_runtime votes in recover worker Akhil P Oommen 2022-07-07 16:10 ` Akhil P Oommen 2022-07-07 16:10 ` [PATCH 3/7] drm/msm: Fix cx collapse issue during recovery Akhil P Oommen 2022-07-07 16:10 ` Akhil P Oommen 2022-07-07 17:10 ` Rob Clark 2022-07-07 17:10 ` Rob Clark 2022-07-07 16:10 ` [PATCH 4/7] drm/msm: Ensure cx gdsc collapse " Akhil P Oommen 2022-07-07 16:10 ` Akhil P Oommen 2022-07-07 16:11 ` Akhil P Oommen [this message] 2022-07-07 16:11 ` [PATCH 5/7] arm64: dts: qcom: sc7280: Update gpu register list Akhil P Oommen 2022-07-07 16:11 ` [PATCH 6/7] drm/msm/a6xx: Improve gpu recovery sequence Akhil P Oommen 2022-07-07 16:11 ` Akhil P Oommen 2022-07-07 16:11 ` [PATCH 7/7] drm/msm/a6xx: Handle GMU prepare-slumber hfi failure Akhil P Oommen 2022-07-07 16:11 ` Akhil P Oommen
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20220707213950.5.I7291c830ace04fce07e6bd95a11de4ba91410f7b@changeid \ --to=quic_akhilpo@quicinc.com \ --cc=agross@kernel.org \ --cc=bjorn.andersson@linaro.org \ --cc=devicetree@vger.kernel.org \ --cc=dianders@chromium.org \ --cc=dri-devel@lists.freedesktop.org \ --cc=freedreno@lists.freedesktop.org \ --cc=jonathan@marek.ca \ --cc=jordan@cosmicpenguin.net \ --cc=krzysztof.kozlowski+dt@linaro.org \ --cc=linux-arm-msm@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=mka@chromium.org \ --cc=robdclark@gmail.com \ --cc=robh+dt@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.