From: Shazad Hussain <quic_shazhuss@quicinc.com>
To: <agross@kernel.org>, <andersson@kernel.org>, <robh+dt@kernel.org>,
<krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>
Cc: <konrad.dybcio@linaro.org>,
Shazad Hussain <quic_shazhuss@quicinc.com>,
<linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>,
<linux-kernel@vger.kernel.org>
Subject: [PATCH v1 5/5] arm64: dts: qcom: sa8775p-ride: enable i2c11
Date: Fri, 26 May 2023 19:01:21 +0530 [thread overview]
Message-ID: <20230526133122.16443-6-quic_shazhuss@quicinc.com> (raw)
In-Reply-To: <20230526133122.16443-1-quic_shazhuss@quicinc.com>
This enables the i2c11 node on sa8775p-ride board for A2B controller
and audio port expander.
Signed-off-by: Shazad Hussain <quic_shazhuss@quicinc.com>
---
arch/arm64/boot/dts/qcom/sa8775p-ride.dts | 15 +++++++++++++++
1 file changed, 15 insertions(+)
diff --git a/arch/arm64/boot/dts/qcom/sa8775p-ride.dts b/arch/arm64/boot/dts/qcom/sa8775p-ride.dts
index 4c000a5cb3c4..ab767cfa51ff 100644
--- a/arch/arm64/boot/dts/qcom/sa8775p-ride.dts
+++ b/arch/arm64/boot/dts/qcom/sa8775p-ride.dts
@@ -19,6 +19,7 @@
serial0 = &uart10;
serial1 = &uart12;
serial2 = &uart17;
+ i2c11 = &i2c11;
i2c18 = &i2c18;
spi16 = &spi16;
ufshc1 = &ufs_mem_hc;
@@ -260,6 +261,13 @@
};
};
+&i2c11 {
+ clock-frequency = <400000>;
+ pinctrl-0 = <&qup_i2c11_default>;
+ pinctrl-names = "default";
+ status = "okay";
+};
+
&i2c18 {
clock-frequency = <400000>;
pinctrl-0 = <&qup_i2c18_default>;
@@ -370,6 +378,13 @@
bias-disable;
};
+ qup_i2c11_default: qup-i2c11-state {
+ pins = "gpio48", "gpio49";
+ function = "qup1_se4";
+ drive-strength = <2>;
+ bias-pull-up;
+ };
+
qup_i2c18_default: qup-i2c18-state {
pins = "gpio95", "gpio96";
function = "qup2_se4";
--
2.17.1
next prev parent reply other threads:[~2023-05-26 13:32 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-05-26 13:31 [PATCH v1 0/5] dts: qcom: sa8775p: add missing qup id's, i2c, Shazad Hussain
2023-05-26 13:31 ` [PATCH v1 1/5] arm64: dts: qcom: sa8775p: add the QUPv3 #0 and #3 node Shazad Hussain
2023-05-26 13:31 ` [PATCH v1 2/5] arm64: dts: qcom: sa8775p: add missing i2c nodes Shazad Hussain
2023-05-26 13:31 ` [PATCH v1 3/5] arm64: dts: qcom: sa8775p: add missing spi nodes Shazad Hussain
2023-05-26 13:31 ` [PATCH v1 4/5] arm64: dts: qcom: sa8775p: add uart5 and uart9 nodes Shazad Hussain
2023-05-26 13:31 ` Shazad Hussain [this message]
2023-05-27 4:00 ` [PATCH v1 0/5] dts: qcom: sa8775p: add missing qup id's, i2c, Bjorn Andersson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230526133122.16443-6-quic_shazhuss@quicinc.com \
--to=quic_shazhuss@quicinc.com \
--cc=agross@kernel.org \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.