From: Kathiravan Thirumoorthy <quic_kathirav@quicinc.com> To: Bjorn Andersson <andersson@kernel.org>, Konrad Dybcio <konrad.dybcio@linaro.org>, Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh+dt@kernel.org>, "Krzysztof Kozlowski" <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Richard Cochran <richardcochran@gmail.com>, "Catalin Marinas" <catalin.marinas@arm.com>, Will Deacon <will@kernel.org> Cc: <linux-arm-msm@vger.kernel.org>, <linux-clk@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>, <netdev@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, "Kathiravan Thirumoorthy" <quic_kathirav@quicinc.com>, Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Subject: [PATCH v4 0/8] Add NSS clock controller support for Qualcomm IPQ5332 Date: Mon, 22 Jan 2024 11:26:56 +0530 [thread overview] Message-ID: <20240122-ipq5332-nsscc-v4-0-19fa30019770@quicinc.com> (raw) Add bindings, driver and devicetree node for networking sub system clock controller on IPQ5332. Some of the nssnoc clocks present in GCC driver is enabled by default and its RCG is configured by bootloaders, so enable those clocks in driver probe. The NSS clock controller driver depends on the below patchset which adds support for multiple configurations for same frequency. https://lore.kernel.org/linux-arm-msm/20231220221724.3822-1-ansuelsmth@gmail.com/ Signed-off-by: Kathiravan Thirumoorthy <quic_kathirav@quicinc.com> --- Changes in v4: - Rebased on next-20240122 - Fixed the missing space on the nsscc node - Link to v3: https://lore.kernel.org/linux-arm-msm/20231211-ipq5332-nsscc-v3-0-ad13bef9b137@quicinc.com/ Changes in v3: - Collected the tags - Dropped the dt-binding patch 3/9 - Cleaned up the header file inclusion and updated the module description in the driver - Used the decimal number instead of hex in the NSSCC node - Link to v2: https://lore.kernel.org/r/20231121-ipq5332-nsscc-v2-0-a7ff61beab72@quicinc.com Changes in v2: - Change logs are in respective patches - Link to v1: https://lore.kernel.org/r/20231030-ipq5332-nsscc-v1-0-6162a2c65f0a@quicinc.com --- Kathiravan Thirumoorthy (8): clk: qcom: ipq5332: add const qualifier to the clk_init_data structure clk: qcom: ipq5332: enable few nssnoc clocks in driver probe dt-bindings: clock: ipq5332: add definition for GPLL0_OUT_AUX clock clk: qcom: ipq5332: add gpll0_out_aux clock dt-bindings: clock: add Qualcomm IPQ5332 NSSCC clock and reset definitions clk: qcom: add NSS clock Controller driver for Qualcomm IPQ5332 arm64: dts: qcom: ipq5332: add support for the NSSCC arm64: defconfig: build NSS Clock Controller driver for Qualcomm IPQ5332 .../bindings/clock/qcom,ipq5332-nsscc.yaml | 60 ++ arch/arm64/boot/dts/qcom/ipq5332.dtsi | 28 + arch/arm64/configs/defconfig | 1 + drivers/clk/qcom/Kconfig | 7 + drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/gcc-ipq5332.c | 122 +-- drivers/clk/qcom/nsscc-ipq5332.c | 1031 ++++++++++++++++++++ include/dt-bindings/clock/qcom,ipq5332-gcc.h | 1 + include/dt-bindings/clock/qcom,ipq5332-nsscc.h | 86 ++ 9 files changed, 1260 insertions(+), 77 deletions(-) --- base-commit: 319fbd8fc6d339e0a1c7b067eed870c518a13a02 change-id: 20231030-ipq5332-nsscc-aeac9e153045 Best regards, -- Kathiravan Thirumoorthy <quic_kathirav@quicinc.com>
WARNING: multiple messages have this Message-ID (diff)
From: Kathiravan Thirumoorthy <quic_kathirav@quicinc.com> To: Bjorn Andersson <andersson@kernel.org>, Konrad Dybcio <konrad.dybcio@linaro.org>, Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh+dt@kernel.org>, "Krzysztof Kozlowski" <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Richard Cochran <richardcochran@gmail.com>, "Catalin Marinas" <catalin.marinas@arm.com>, Will Deacon <will@kernel.org> Cc: <linux-arm-msm@vger.kernel.org>, <linux-clk@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>, <netdev@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, "Kathiravan Thirumoorthy" <quic_kathirav@quicinc.com>, Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Subject: [PATCH v4 0/8] Add NSS clock controller support for Qualcomm IPQ5332 Date: Mon, 22 Jan 2024 11:26:56 +0530 [thread overview] Message-ID: <20240122-ipq5332-nsscc-v4-0-19fa30019770@quicinc.com> (raw) Add bindings, driver and devicetree node for networking sub system clock controller on IPQ5332. Some of the nssnoc clocks present in GCC driver is enabled by default and its RCG is configured by bootloaders, so enable those clocks in driver probe. The NSS clock controller driver depends on the below patchset which adds support for multiple configurations for same frequency. https://lore.kernel.org/linux-arm-msm/20231220221724.3822-1-ansuelsmth@gmail.com/ Signed-off-by: Kathiravan Thirumoorthy <quic_kathirav@quicinc.com> --- Changes in v4: - Rebased on next-20240122 - Fixed the missing space on the nsscc node - Link to v3: https://lore.kernel.org/linux-arm-msm/20231211-ipq5332-nsscc-v3-0-ad13bef9b137@quicinc.com/ Changes in v3: - Collected the tags - Dropped the dt-binding patch 3/9 - Cleaned up the header file inclusion and updated the module description in the driver - Used the decimal number instead of hex in the NSSCC node - Link to v2: https://lore.kernel.org/r/20231121-ipq5332-nsscc-v2-0-a7ff61beab72@quicinc.com Changes in v2: - Change logs are in respective patches - Link to v1: https://lore.kernel.org/r/20231030-ipq5332-nsscc-v1-0-6162a2c65f0a@quicinc.com --- Kathiravan Thirumoorthy (8): clk: qcom: ipq5332: add const qualifier to the clk_init_data structure clk: qcom: ipq5332: enable few nssnoc clocks in driver probe dt-bindings: clock: ipq5332: add definition for GPLL0_OUT_AUX clock clk: qcom: ipq5332: add gpll0_out_aux clock dt-bindings: clock: add Qualcomm IPQ5332 NSSCC clock and reset definitions clk: qcom: add NSS clock Controller driver for Qualcomm IPQ5332 arm64: dts: qcom: ipq5332: add support for the NSSCC arm64: defconfig: build NSS Clock Controller driver for Qualcomm IPQ5332 .../bindings/clock/qcom,ipq5332-nsscc.yaml | 60 ++ arch/arm64/boot/dts/qcom/ipq5332.dtsi | 28 + arch/arm64/configs/defconfig | 1 + drivers/clk/qcom/Kconfig | 7 + drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/gcc-ipq5332.c | 122 +-- drivers/clk/qcom/nsscc-ipq5332.c | 1031 ++++++++++++++++++++ include/dt-bindings/clock/qcom,ipq5332-gcc.h | 1 + include/dt-bindings/clock/qcom,ipq5332-nsscc.h | 86 ++ 9 files changed, 1260 insertions(+), 77 deletions(-) --- base-commit: 319fbd8fc6d339e0a1c7b067eed870c518a13a02 change-id: 20231030-ipq5332-nsscc-aeac9e153045 Best regards, -- Kathiravan Thirumoorthy <quic_kathirav@quicinc.com> _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next reply other threads:[~2024-01-22 5:57 UTC|newest] Thread overview: 58+ messages / expand[flat|nested] mbox.gz Atom feed top 2024-01-22 5:56 Kathiravan Thirumoorthy [this message] 2024-01-22 5:56 ` [PATCH v4 0/8] Add NSS clock controller support for Qualcomm IPQ5332 Kathiravan Thirumoorthy 2024-01-22 5:56 ` [PATCH v4 1/8] clk: qcom: ipq5332: add const qualifier to the clk_init_data structure Kathiravan Thirumoorthy 2024-01-22 5:56 ` Kathiravan Thirumoorthy 2024-01-22 9:02 ` Krzysztof Kozlowski 2024-01-22 9:02 ` Krzysztof Kozlowski 2024-01-22 5:56 ` [PATCH v4 2/8] clk: qcom: ipq5332: enable few nssnoc clocks in driver probe Kathiravan Thirumoorthy 2024-01-22 5:56 ` Kathiravan Thirumoorthy 2024-01-25 20:05 ` Andrew Lunn 2024-01-25 20:05 ` Andrew Lunn 2024-02-14 9:19 ` Kathiravan Thirumoorthy 2024-02-14 9:19 ` Kathiravan Thirumoorthy 2024-02-14 11:45 ` Dmitry Baryshkov 2024-02-14 11:45 ` Dmitry Baryshkov 2024-02-14 14:44 ` Andrew Lunn 2024-02-14 14:44 ` Andrew Lunn 2024-02-16 15:22 ` Kathiravan Thirumoorthy 2024-02-16 15:22 ` Kathiravan Thirumoorthy 2024-02-16 16:26 ` Dmitry Baryshkov 2024-02-16 16:26 ` Dmitry Baryshkov 2024-02-17 15:44 ` Kathiravan Thirumoorthy 2024-02-17 15:44 ` Kathiravan Thirumoorthy 2024-02-17 16:45 ` Dmitry Baryshkov 2024-02-17 16:45 ` Dmitry Baryshkov 2024-02-18 4:29 ` Kathiravan Thirumoorthy 2024-02-18 4:29 ` Kathiravan Thirumoorthy 2024-02-19 10:16 ` Konrad Dybcio 2024-02-19 10:16 ` Konrad Dybcio 2024-02-19 10:23 ` Dmitry Baryshkov 2024-02-19 10:23 ` Dmitry Baryshkov 2024-02-23 10:18 ` Kathiravan Thirumoorthy 2024-02-23 10:18 ` Kathiravan Thirumoorthy 2024-03-05 6:41 ` Dmitry Baryshkov 2024-03-05 6:41 ` Dmitry Baryshkov 2024-02-16 17:16 ` Andrew Lunn 2024-02-16 17:16 ` Andrew Lunn 2024-02-17 15:41 ` Kathiravan Thirumoorthy 2024-02-17 15:41 ` Kathiravan Thirumoorthy 2024-01-22 5:56 ` [PATCH v4 3/8] dt-bindings: clock: ipq5332: add definition for GPLL0_OUT_AUX clock Kathiravan Thirumoorthy 2024-01-22 5:56 ` Kathiravan Thirumoorthy 2024-01-25 20:07 ` Andrew Lunn 2024-01-25 20:07 ` Andrew Lunn 2024-02-14 9:20 ` Kathiravan Thirumoorthy 2024-02-14 9:20 ` Kathiravan Thirumoorthy 2024-01-22 5:57 ` [PATCH v4 4/8] clk: qcom: ipq5332: add gpll0_out_aux clock Kathiravan Thirumoorthy 2024-01-22 5:57 ` Kathiravan Thirumoorthy 2024-01-25 20:11 ` Andrew Lunn 2024-01-25 20:11 ` Andrew Lunn 2024-02-14 9:28 ` Kathiravan Thirumoorthy 2024-02-14 9:28 ` Kathiravan Thirumoorthy 2024-01-22 5:57 ` [PATCH v4 5/8] dt-bindings: clock: add Qualcomm IPQ5332 NSSCC clock and reset definitions Kathiravan Thirumoorthy 2024-01-22 5:57 ` Kathiravan Thirumoorthy 2024-01-22 5:57 ` [PATCH v4 6/8] clk: qcom: add NSS clock Controller driver for Qualcomm IPQ5332 Kathiravan Thirumoorthy 2024-01-22 5:57 ` Kathiravan Thirumoorthy 2024-01-22 5:57 ` [PATCH v4 7/8] arm64: dts: qcom: ipq5332: add support for the NSSCC Kathiravan Thirumoorthy 2024-01-22 5:57 ` Kathiravan Thirumoorthy 2024-01-22 5:57 ` [PATCH v4 8/8] arm64: defconfig: build NSS Clock Controller driver for Qualcomm IPQ5332 Kathiravan Thirumoorthy 2024-01-22 5:57 ` Kathiravan Thirumoorthy
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20240122-ipq5332-nsscc-v4-0-19fa30019770@quicinc.com \ --to=quic_kathirav@quicinc.com \ --cc=andersson@kernel.org \ --cc=catalin.marinas@arm.com \ --cc=conor+dt@kernel.org \ --cc=devicetree@vger.kernel.org \ --cc=konrad.dybcio@linaro.org \ --cc=krzysztof.kozlowski+dt@linaro.org \ --cc=krzysztof.kozlowski@linaro.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-arm-msm@vger.kernel.org \ --cc=linux-clk@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=mturquette@baylibre.com \ --cc=netdev@vger.kernel.org \ --cc=richardcochran@gmail.com \ --cc=robh+dt@kernel.org \ --cc=sboyd@kernel.org \ --cc=will@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.