All of lore.kernel.org
 help / color / mirror / Atom feed
From: "xiongyining1480@phytium.com.cn" <xiongyining1480@phytium.com.cn>
To: "Richard Henderson" <richard.henderson@linaro.org>,
	 qemu-arm <qemu-arm@nongnu.org>,
	qemu-devel <qemu-devel@nongnu.org>
Cc: rad <rad@semihalf.com>, peter.maydell <peter.maydell@linaro.org>,
	 quic_llindhol <quic_llindhol@quicinc.com>,
	 "Marcin Juszkiewicz" <marcin.juszkiewicz@linaro.org>
Subject: Re: [PATCH v4 1/1] hw/arm/sbsa-ref: Enable CPU cluster on ARM sbsa machine
Date: Sun, 28 Apr 2024 10:12:06 +0800	[thread overview]
Message-ID: <2024042810120618268213@phytium.com.cn> (raw)
In-Reply-To: a25e01c0-5f6e-4568-93ec-970987eb6d07@linaro.org

[-- Attachment #1: Type: text/plain, Size: 1611 bytes --]





xiongyining1480@phytium.com.cn
 
From: Richard Henderson
Date: 2024-04-27 00:06
To: Xiong Yining; qemu-arm; qemu-devel
CC: rad; peter.maydell; quic_llindhol; marcin.juszkiewicz
Subject: Re: [PATCH v4 1/1] hw/arm/sbsa-ref: Enable CPU cluster on ARM sbsa machine
On 4/26/24 00:35, Xiong Yining wrote:
> From: xiongyining1480 <xiongyining1480@phytium.com.cn>
> 
> Enable CPU cluster support on SbsaQemu platform, so that users can
> specify a 4-level CPU hierarchy sockets/clusters/cores/threads. And
> this topology can be passed to the firmware through DT cpu-map.
> 
> Signed-off-by: Xiong Yining <xiongyining1480@phytium.com.cn>
> tested-by: Marcin Juszkiewicz <marcin.juszkiewicz@linaro.org>
> ---
>   docs/system/arm/sbsa.rst |  4 ++++
>   hw/arm/sbsa-ref.c        | 37 ++++++++++++++++++++++++++++++++++++-
>   2 files changed, 40 insertions(+), 1 deletion(-)
 
> Isn't this basically what MPIDR_EL1 is supposed to indicate?
> We do not yet implement all of that in QEMU, but should.
 
> Why does the same info need to be replicated in devicetree?
 
sbsa uses PPTT to indicate the cpu topology, and OS use the ACPI to get hardware infomation. We add the related information in devicetree, and TF-A parses devicetree
and extract data form it , so EDK2 can gather data form TF-A to create PPTT tables via SMC calls. 

Now the PPTT tables created by EDK2 lose some detailed information, so the cpu topology OS identified cannot align with the qemu configure. We hope to add the topology 
information in device tree, so EKD2 can create more detailed PPTT tables.
 
> r~

[-- Attachment #2: Type: text/html, Size: 3481 bytes --]

  reply	other threads:[~2024-04-28  2:13 UTC|newest]

Thread overview: 7+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-04-26  7:35 [PATCH v4 0/1] ARM Sbsa-ref: Enable CPU cluster topology Xiong Yining
2024-04-26  7:35 ` [PATCH v4 1/1] hw/arm/sbsa-ref: Enable CPU cluster on ARM sbsa machine Xiong Yining
2024-04-26 10:59   ` Marcin Juszkiewicz
2024-04-26 16:06   ` Richard Henderson
2024-04-28  2:12     ` xiongyining1480 [this message]
2024-04-29  6:35     ` Marcin Juszkiewicz
2024-04-29 12:21       ` Richard Henderson

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=2024042810120618268213@phytium.com.cn \
    --to=xiongyining1480@phytium.com.cn \
    --cc=marcin.juszkiewicz@linaro.org \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-arm@nongnu.org \
    --cc=qemu-devel@nongnu.org \
    --cc=quic_llindhol@quicinc.com \
    --cc=rad@semihalf.com \
    --cc=richard.henderson@linaro.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.