All of lore.kernel.org
 help / color / mirror / Atom feed
From: Icenowy Zheng <icenowy-ymACFijhrKM@public.gmane.org>
To: Andre Przywara <andre.przywara-5wv7dgnIgG8@public.gmane.org>,
	Linus Walleij
	<linus.walleij-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>,
	Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>,
	Maxime Ripard
	<maxime.ripard-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>,
	Chen-Yu Tsai <wens-jdAy2FN1RRM@public.gmane.org>,
	Catalin Marinas <catalin.marinas-5wv7dgnIgG8@public.gmane.org>,
	Will Deacon <will.deacon-5wv7dgnIgG8@public.gmane.org>
Cc: "linux-gpio-u79uwXL29TY76Z2rM5mHXA@public.gmane.org"
	<linux-gpio-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>,
	"devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org"
	<devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>,
	"linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org"
	<linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org>,
	"linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org"
	<linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>,
	"linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org"
	<linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org>
Subject: Re: [PATCH 1/5] pinctrl: sunxi: refactor pinctrl choice selecting for ARM64
Date: Wed, 01 Mar 2017 02:55:21 +0800	[thread overview]
Message-ID: <345321488308121@web2g.yandex.ru> (raw)
In-Reply-To: <488811a1-b64f-c435-e919-7f83dc107697-5wv7dgnIgG8@public.gmane.org>



01.03.2017, 02:15, "Andre Przywara" <andre.przywara-5wv7dgnIgG8@public.gmane.org>:
> Hi Icenowy,
>
> (first thing: could you create your series with --cover-letter and fill
> this in? There you could explain what this series is about and also
> state things like dependencies from other patches and the commit that
> you based that on.)
>
> On 28/02/17 17:24, Icenowy Zheng wrote:
>>  ARM64 Allwinner SoCs used to have every pinctrl driver selected in
>>  ARCH_SUNXI. Change this to make their default value to (ARM64 &&
>>  ARCH_SUNXI).
>>
>>  Signed-off-by: Icenowy Zheng <icenowy-ymACFijhrKM@public.gmane.org>
>
> Overall this is a nice solution. Thanks for posting this.
>
>>  ---
>>   drivers/pinctrl/sunxi/Kconfig | 9 +++++----
>>   1 file changed, 5 insertions(+), 4 deletions(-)
>>
>>  diff --git a/drivers/pinctrl/sunxi/Kconfig b/drivers/pinctrl/sunxi/Kconfig
>>  index 816015cf7053..92325736d953 100644
>>  --- a/drivers/pinctrl/sunxi/Kconfig
>>  +++ b/drivers/pinctrl/sunxi/Kconfig
>>  @@ -48,8 +48,9 @@ config PINCTRL_SUN8I_H3
>>           select PINCTRL_SUNXI
>>
>>   config PINCTRL_SUN8I_H3_R
>>  - def_bool MACH_SUN8I
>>  - select PINCTRL_SUNXI_COMMON
>>  + def_bool MACH_SUN8I || (ARM64 && ARCH_SUNXI)
>>  + depends on RESET_CONTROLLER
>
> So this looks a bit odd. I take it this is for the extra reset register
> in the PRCM block.
> 1) I don't think this belongs into this patch. If this has been
> forgotten in the past, please make an extra patch for this. It's cheap
> to do so ;-)
> 2) Is this really a "depends on"? Shouldn't this be a select? With
> sunxi_ng clocks we don't need the reset controller for the normal
> peripherals anymore, so this option might not be selected by default in
> the future. And having this "depends on" leads to the PINCTRL_ option
> being hidden if RESET_CONTROLLER isn't selected.
> I think this bites us already in arm64, where ARCH_HAS_RESET_CONTROLLER
> is not enabled for ARCH_SUNXI.

PINCTRL_ options are always hidden now, Maxime, do you
want to change that?

We should enable ARCH_HAS_RESET_CONTROLLER for
ARCH_SUNXI, as sunxi-ng ccu is a reset controller.

Without RESET_CONTROLLER enabled, errors will occur
when linking:
```
drivers/built-in.o: In function `sunxi_ccu_probe':
of_reserved_mem.c:(.text+0x16058): undefined reference to `reset_controller_register'
```

If you don't care, I will make it an additional patch.

And there's really a reset line for the R_PIO pinctrls.

But you're right, this line shouldn't occur in this patch.
I will make a more patch for it.

>
> But as the rest of the patch is fine, if you remove this line:
> Reviewed-by: Andre Przywara <andre.przywara-5wv7dgnIgG8@public.gmane.org>
>
> Cheers,
> Andre.
>
>>  + select PINCTRL_SUNXI
>>
>>   config PINCTRL_SUN8I_V3S
>>           def_bool MACH_SUN8I
>>  @@ -65,11 +66,11 @@ config PINCTRL_SUN9I_A80_R
>>           select PINCTRL_SUNXI
>>
>>   config PINCTRL_SUN50I_A64
>>  - bool
>>  + def_bool ARM64 && ARCH_SUNXI
>>           select PINCTRL_SUNXI
>>
>>   config PINCTRL_SUN50I_H5
>>  - bool
>>  + def_bool ARM64 && ARCH_SUNXI
>>           select PINCTRL_SUNXI
>>
>>   endif

-- 
You received this message because you are subscribed to the Google Groups "linux-sunxi" group.
To unsubscribe from this group and stop receiving emails from it, send an email to linux-sunxi+unsubscribe-/JYPxA39Uh5TLH3MbocFF+G/Ez6ZCGd0@public.gmane.org
For more options, visit https://groups.google.com/d/optout.

WARNING: multiple messages have this Message-ID (diff)
From: icenowy@aosc.xyz (Icenowy Zheng)
To: linux-arm-kernel@lists.infradead.org
Subject: [linux-sunxi] [PATCH 1/5] pinctrl: sunxi: refactor pinctrl choice selecting for ARM64
Date: Wed, 01 Mar 2017 02:55:21 +0800	[thread overview]
Message-ID: <345321488308121@web2g.yandex.ru> (raw)
In-Reply-To: <488811a1-b64f-c435-e919-7f83dc107697@arm.com>



01.03.2017, 02:15, "Andre Przywara" <andre.przywara@arm.com>:
> Hi Icenowy,
>
> (first thing: could you create your series with --cover-letter and fill
> this in? There you could explain what this series is about and also
> state things like dependencies from other patches and the commit that
> you based that on.)
>
> On 28/02/17 17:24, Icenowy Zheng wrote:
>> ?ARM64 Allwinner SoCs used to have every pinctrl driver selected in
>> ?ARCH_SUNXI. Change this to make their default value to (ARM64 &&
>> ?ARCH_SUNXI).
>>
>> ?Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz>
>
> Overall this is a nice solution. Thanks for posting this.
>
>> ?---
>> ??drivers/pinctrl/sunxi/Kconfig | 9 +++++----
>> ??1 file changed, 5 insertions(+), 4 deletions(-)
>>
>> ?diff --git a/drivers/pinctrl/sunxi/Kconfig b/drivers/pinctrl/sunxi/Kconfig
>> ?index 816015cf7053..92325736d953 100644
>> ?--- a/drivers/pinctrl/sunxi/Kconfig
>> ?+++ b/drivers/pinctrl/sunxi/Kconfig
>> ?@@ -48,8 +48,9 @@ config PINCTRL_SUN8I_H3
>> ??????????select PINCTRL_SUNXI
>>
>> ??config PINCTRL_SUN8I_H3_R
>> ?- def_bool MACH_SUN8I
>> ?- select PINCTRL_SUNXI_COMMON
>> ?+ def_bool MACH_SUN8I || (ARM64 && ARCH_SUNXI)
>> ?+ depends on RESET_CONTROLLER
>
> So this looks a bit odd. I take it this is for the extra reset register
> in the PRCM block.
> 1) I don't think this belongs into this patch. If this has been
> forgotten in the past, please make an extra patch for this. It's cheap
> to do so ;-)
> 2) Is this really a "depends on"? Shouldn't this be a select? With
> sunxi_ng clocks we don't need the reset controller for the normal
> peripherals anymore, so this option might not be selected by default in
> the future. And having this "depends on" leads to the PINCTRL_ option
> being hidden if RESET_CONTROLLER isn't selected.
> I think this bites us already in arm64, where ARCH_HAS_RESET_CONTROLLER
> is not enabled for ARCH_SUNXI.

PINCTRL_ options are always hidden now, Maxime, do you
want to change that?

We should enable ARCH_HAS_RESET_CONTROLLER for
ARCH_SUNXI, as sunxi-ng ccu is a reset controller.

Without RESET_CONTROLLER enabled, errors will occur
when linking:
```
drivers/built-in.o: In function `sunxi_ccu_probe':
of_reserved_mem.c:(.text+0x16058): undefined reference to `reset_controller_register'
```

If you don't care, I will make it an additional patch.

And there's really a reset line for the R_PIO pinctrls.

But you're right, this line shouldn't occur in this patch.
I will make a more patch for it.

>
> But as the rest of the patch is fine, if you remove this line:
> Reviewed-by: Andre Przywara <andre.przywara@arm.com>
>
> Cheers,
> Andre.
>
>> ?+ select PINCTRL_SUNXI
>>
>> ??config PINCTRL_SUN8I_V3S
>> ??????????def_bool MACH_SUN8I
>> ?@@ -65,11 +66,11 @@ config PINCTRL_SUN9I_A80_R
>> ??????????select PINCTRL_SUNXI
>>
>> ??config PINCTRL_SUN50I_A64
>> ?- bool
>> ?+ def_bool ARM64 && ARCH_SUNXI
>> ??????????select PINCTRL_SUNXI
>>
>> ??config PINCTRL_SUN50I_H5
>> ?- bool
>> ?+ def_bool ARM64 && ARCH_SUNXI
>> ??????????select PINCTRL_SUNXI
>>
>> ??endif

  parent reply	other threads:[~2017-02-28 18:55 UTC|newest]

Thread overview: 31+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-02-28 17:24 [PATCH 1/5] pinctrl: sunxi: refactor pinctrl choice selecting for ARM64 Icenowy Zheng
2017-02-28 17:24 ` Icenowy Zheng
     [not found] ` <20170228172444.59655-1-icenowy-ymACFijhrKM@public.gmane.org>
2017-02-28 17:24   ` [PATCH 2/5] arm64: only select PINCTRL_SUNXI for Allwinner platforms Icenowy Zheng
2017-02-28 17:24     ` Icenowy Zheng
     [not found]     ` <20170228172444.59655-2-icenowy-ymACFijhrKM@public.gmane.org>
2017-02-28 18:19       ` Andre Przywara
2017-02-28 18:19         ` [linux-sunxi] " Andre Przywara
2017-02-28 18:19         ` Andre Przywara
     [not found]         ` <c878ba53-a33a-e042-2d65-11f86a47b844-5wv7dgnIgG8@public.gmane.org>
2017-02-28 18:57           ` Icenowy Zheng
2017-02-28 18:57             ` [linux-sunxi] " Icenowy Zheng
2017-02-28 17:24   ` [PATCH 3/5] dt-bindings: fix for Allwinner H5 pinctrl's compatible Icenowy Zheng
2017-02-28 17:24     ` Icenowy Zheng
2017-02-28 17:24   ` [PATCH 4/5] dt: bindings: add binding for Allwinner A64 R_PIO pinctrl Icenowy Zheng
2017-02-28 17:24     ` Icenowy Zheng
2017-02-28 17:24   ` [PATCH 5/5] pinctrl: sunxi: Add A64 R_PIO controller support Icenowy Zheng
2017-02-28 17:24     ` Icenowy Zheng
     [not found]     ` <20170228172444.59655-5-icenowy-ymACFijhrKM@public.gmane.org>
2017-02-28 18:29       ` Andre Przywara
2017-02-28 18:29         ` [linux-sunxi] " Andre Przywara
2017-02-28 18:29         ` Andre Przywara
     [not found]         ` <b04ad85d-698b-56b4-6b82-1791bd7b14b7-5wv7dgnIgG8@public.gmane.org>
2017-02-28 18:58           ` Icenowy Zheng
2017-02-28 18:58             ` [linux-sunxi] " Icenowy Zheng
2017-03-01  2:34           ` Chen-Yu Tsai
2017-03-01  2:34             ` [linux-sunxi] " Chen-Yu Tsai
2017-03-01  2:34             ` Chen-Yu Tsai
2017-02-28 18:17   ` [PATCH 1/5] pinctrl: sunxi: refactor pinctrl choice selecting for ARM64 Andre Przywara
2017-02-28 18:17     ` [linux-sunxi] " Andre Przywara
2017-02-28 18:17     ` Andre Przywara
     [not found]     ` <488811a1-b64f-c435-e919-7f83dc107697-5wv7dgnIgG8@public.gmane.org>
2017-02-28 18:55       ` Icenowy Zheng [this message]
2017-02-28 18:55         ` Icenowy Zheng
     [not found]         ` <345321488308121-kPAM4p2RxX5uio3avFS2gg@public.gmane.org>
2017-03-01  2:38           ` Chen-Yu Tsai
2017-03-01  2:38             ` [linux-sunxi] " Chen-Yu Tsai
2017-03-01  2:38             ` Chen-Yu Tsai

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=345321488308121@web2g.yandex.ru \
    --to=icenowy-ymacfijhrkm@public.gmane.org \
    --cc=andre.przywara-5wv7dgnIgG8@public.gmane.org \
    --cc=catalin.marinas-5wv7dgnIgG8@public.gmane.org \
    --cc=devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
    --cc=linus.walleij-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org \
    --cc=linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \
    --cc=linux-gpio-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
    --cc=linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
    --cc=linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org \
    --cc=maxime.ripard-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org \
    --cc=robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org \
    --cc=wens-jdAy2FN1RRM@public.gmane.org \
    --cc=will.deacon-5wv7dgnIgG8@public.gmane.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.