From: Tom Rini <trini@ti.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v4 3/6] mcx: Disable DCACHE since USB EHCI is enabled
Date: Thu, 28 Jun 2012 16:01:17 -0700 [thread overview]
Message-ID: <4FECE23D.8000003@ti.com> (raw)
In-Reply-To: <201206290036.59321.marex@denx.de>
On 06/28/2012 03:36 PM, Marek Vasut wrote:
> Dear Tom Rini,
>
>> On Fri, Jun 29, 2012 at 12:01:58AM +0200, Marek Vasut wrote:
>>> Dear Tom Rini,
>>>
>>>> On 06/28/2012 07:37 AM, Marek Vasut wrote:
>>>>> Dear Ilya Yanok,
>>>>>
>>>>>> Dear Marek,
>>>>>>
>>>>>> 28.06.2012 02:48, Marek Vasut wrote:
>>>>>>>> Sorry for missing this discussion. I think compile-time disabling
>>>>>>>> of the cache is too brutal.
>>>>>>>> ehci-hcd cache handling is broken anyway: doing unaligned
>>>>>>>> flushes/invalidates is a bug, and we know for sure that upper
>>>>>>>> layers don't care about alignment (and I bet ehci-hcd does this
>>>>>>>> even for its internal buffers). So what's the point in all this
>>>>>>>> cache handling in ehci-hcd? It's not going to work anyway and
>>>>>>>> just produces problems. So I suggest to just disable all this
>>>>>>>> stuff until generic code will be fixed. Alternatively we can do
>>>>>>>> bounce-buffering inside driver.
>>>>>>>
>>>>>>> We should rather introduce generic bounce buffer. But the upper
>>>>>>> layers are getting fixed recently so we should be getting there.
>>>>>>
>>>>>> Really? Don't forget my old patch [1] then ;)
>>>>>> Still I think we should rip off all the cache stuff from ehci-hcd
>>>>>> until all patches for upper layers are included. Again, this stuff
>>>>>> doesn't do proper things now anyway and USB won't work with dcache
>>>>>> enabled.
>>>>>
>>>>> Have you tested? I enabled dcache on m28 and tried asix ethernet
>>>>> (needed a patch) and loading from ext2 and vfat (worked).
>>>>
>>>> So then we have more places that accidentially aligned to 32bytes since
>>>> this does not work on TI parts which require 64byte alignment.
>>>
>>> Oh, this is very good it's broken. People actually started whining. Now
>>> we have to wait until they start identifying the problematic places and
>>> fixing them.
>>
>> Uh-hunh. So I guess for v2012.07 we'll build-time disable dcache for
>> beagle and omap3_evm
>
> Didn't you fix the issues?
>
>> and leave it on for mcx and see who has time and
>> hardware to fix things for v2012.10.
>
> Or we fix it for mcx too until .07 is out ?
To clarify for everyone, the first part of this series fixes some
alignment issues for things that were not starting address aligned.
There still exist end-address alignment issues within ehci-hcd. The
time I have for this problem right now boils down to disable dcache for
these boards so that USB is still functional.
--
Tom
next prev parent reply other threads:[~2012-06-28 23:01 UTC|newest]
Thread overview: 85+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-06-14 19:01 [U-Boot] [PATCH 0/4] USB and cache related fixes Tom Rini
2012-06-14 19:01 ` [U-Boot] [PATCH 1/4] ehci-omap: Do not call dcache_off from omap_ehci_hcd_init Tom Rini
2012-06-14 21:57 ` Marek Vasut
2012-06-14 22:14 ` Tom Rini
2012-06-14 19:01 ` [U-Boot] [PATCH 2/4] cache_v7: Check for dcache enablement in dcache flush functions Tom Rini
2012-06-14 22:00 ` Marek Vasut
2012-06-14 22:11 ` Tom Rini
2012-06-14 23:17 ` Marek Vasut
2012-06-15 5:48 ` R, Sricharan
2012-06-15 14:07 ` Tom Rini
2012-06-15 14:25 ` Marek Vasut
2012-06-15 14:30 ` Tom Rini
2012-06-15 14:33 ` Marek Vasut
2012-06-15 14:48 ` R, Sricharan
2012-06-15 15:00 ` Tom Rini
2012-06-15 15:18 ` R, Sricharan
2012-06-15 15:20 ` Tom Rini
2012-06-18 14:13 ` R, Sricharan
2012-06-18 15:23 ` Tom Rini
2012-06-20 16:46 ` Aneesh V
2012-06-21 9:25 ` Sricharan R
2012-06-21 15:23 ` R, Sricharan
2012-06-27 23:40 ` Aneesh V
2012-06-28 5:49 ` R, Sricharan
2012-06-27 23:17 ` Aneesh V
2012-06-14 19:01 ` [U-Boot] [PATCH 3/4] ehci-hcd.c: Add a new USB_DMA_MINALIGN define for cache alignment Tom Rini
2012-06-14 19:29 ` Marek Vasut
2012-06-14 19:30 ` Tom Rini
2012-06-14 19:41 ` Marek Vasut
2012-06-14 19:54 ` Tom Rini
2012-06-14 20:02 ` Marek Vasut
2012-06-14 19:01 ` [U-Boot] [PATCH 4/4] musb_core.h: " Tom Rini
2012-06-14 21:45 ` [U-Boot] [PATCH v2 0/3] USB and cache related fixes Tom Rini
2012-06-14 21:45 ` [U-Boot] [PATCH v2 1/3] ehci-omap: Do not call dcache_off from omap_ehci_hcd_init Tom Rini
2012-06-14 21:45 ` [U-Boot] [PATCH v2 2/3] cache_v7: Check for dcache enablement in dcache flush functions Tom Rini
2012-06-14 21:45 ` [U-Boot] [PATCH v2 3/3] ehci-hcd.c, musb_core, usb.h: Add USB_DMA_MINALIGN define for cache alignment Tom Rini
2012-06-20 16:21 ` [U-Boot] [PATCH v3 0/6] USB and cache related fixes Tom Rini
2012-06-20 16:21 ` [U-Boot] [PATCH v3 1/6] ehci-omap: Do not call dcache_off from omap_ehci_hcd_init Tom Rini
2012-06-20 16:21 ` [U-Boot] [PATCH v3 2/6] ehci-hcd.c, musb_core, usb.h: Add USB_DMA_MINALIGN define for cache alignment Tom Rini
2012-06-20 19:00 ` Marek Vasut
2012-06-20 19:15 ` Tom Rini
2012-06-20 21:15 ` Marek Vasut
2012-06-20 22:07 ` Tom Rini
2012-06-21 0:09 ` Marek Vasut
2012-06-20 16:21 ` [U-Boot] [PATCH v3 3/6] mcx: Disable DCACHE since USB EHCI is enabled Tom Rini
2012-06-20 16:21 ` [U-Boot] [PATCH v3 4/6] omap3_beagle: " Tom Rini
2012-06-20 16:21 ` [U-Boot] [PATCH v3 5/6] omap4_panda: " Tom Rini
2012-06-20 16:21 ` [U-Boot] [PATCH v3 6/6] tam3517-common: " Tom Rini
2012-06-20 22:14 ` [U-Boot] [PATCH v4 0/6] USB and cache related fixes Tom Rini
2012-06-20 22:14 ` [U-Boot] [PATCH v4 1/6] ehci-omap: Do not call dcache_off from omap_ehci_hcd_init Tom Rini
2012-06-20 22:14 ` [U-Boot] [PATCH v4 2/6] ehci-hcd.c, musb_core, usb.h: Add USB_DMA_MINALIGN define for cache alignment Tom Rini
2012-06-20 22:14 ` [U-Boot] [PATCH v4 3/6] mcx: Disable DCACHE since USB EHCI is enabled Tom Rini
2012-06-27 22:28 ` Ilya Yanok
2012-06-27 22:48 ` Marek Vasut
2012-06-28 13:57 ` Ilya Yanok
2012-06-28 14:37 ` Marek Vasut
2012-06-28 14:57 ` Ilya Yanok
2012-06-28 15:41 ` Marek Vasut
2012-06-30 15:51 ` Ilya Yanok
2012-06-30 19:27 ` Marek Vasut
2012-07-03 20:10 ` Ilya Yanok
2012-07-03 21:23 ` Marek Vasut
2012-06-28 17:29 ` Tom Rini
2012-06-28 22:01 ` Marek Vasut
2012-06-28 22:34 ` Tom Rini
2012-06-28 22:36 ` Marek Vasut
2012-06-28 23:01 ` Tom Rini [this message]
2012-06-29 0:54 ` Marek Vasut
2012-06-29 2:14 ` Tom Rini
2012-06-30 15:55 ` Ilya Yanok
2012-06-30 19:28 ` Marek Vasut
2012-07-03 20:13 ` Ilya Yanok
2012-07-03 20:43 ` Tom Rini
2012-07-03 21:12 ` Ilya Yanok
2012-07-04 0:14 ` Marek Vasut
2012-07-04 13:08 ` Ilya Yanok
2012-07-03 21:24 ` Marek Vasut
2012-06-20 22:14 ` [U-Boot] [PATCH v4 4/6] omap3_beagle: " Tom Rini
2012-06-20 22:14 ` [U-Boot] [PATCH v4 5/6] omap4_panda: " Tom Rini
2012-06-21 11:19 ` Sricharan R
2012-06-21 16:40 ` R, Sricharan
2012-06-20 22:14 ` [U-Boot] [PATCH v4 6/6] tam3517-common: " Tom Rini
2012-06-14 22:02 ` [U-Boot] [PATCH 0/4] USB and cache related fixes Marek Vasut
2012-06-14 22:13 ` Tom Rini
2012-06-14 23:17 ` Marek Vasut
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4FECE23D.8000003@ti.com \
--to=trini@ti.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.