From: Kishon Vijay Abraham I <kishon@ti.com> To: Varadarajan Narayanan <varada@codeaurora.org>, bhelgaas@google.com, robh+dt@kernel.org, mark.rutland@arm.com, svarbanov@mm-sol.com, sboyd@codeaurora.org, vivek.gautam@codeaurora.org, fengguang.wu@intel.com, weiyongjun1@huawei.com, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Subject: Re: [PATCH v6 0/7] Add support for IPQ8074 PCIe phy and controller Date: Wed, 2 Aug 2017 10:38:21 +0530 [thread overview] Message-ID: <4cce58c3-3fec-db2d-8c97-28beb0e3b3ab@ti.com> (raw) In-Reply-To: <1501482857-14100-1-git-send-email-varada@codeaurora.org> Hi, On Monday 31 July 2017 12:04 PM, Varadarajan Narayanan wrote: > v6: > Added 'Reviewed-by: Vivek Gautam <vivek.gautam@codeaurora.org>' and fixed > white space issues as mentioned by Vivek. > phy: qcom-qmp: Fix phy pipe clock name > dt-bindings: phy: qmp: Add support for QMP phy in IPQ8074 merged the 1st four patches (phy patches) of the series to linux-phy -next. Thanks Kishon > > v5: > dt-bindings: phy: qmp: Add support for QMP phy in IPQ8074 > Renamed phy_phy clock as common clock > > phy: qcom-qmp: Fix phy pipe clock name > Moved the DT get into the registering function > > phy: qcom-qmp: Add support for IPQ8074 > Place the IPQ8074 related structs similar to existing SoC. > Renamed phy_phy clock as common clock > v4: > phy: qcom-qmp: Fix phy pipe clock name > Based on Vivek's comments, return failure only for > PCI/USB type of phys. > Removed Ack. > > phy: qcom-qmp: Handle unavailable registers > Removed this patch. > Incorrectly used a block of code that is not applicable > to IPQ8074, hence had to avoid an "unavailable" register. > Since that is addressed using 'has_phy_com_ctrl' this > patch is not needed. > > phy: qcom-qmp: Add support for IPQ8074 > Set 'has_phy_com_ctrl' to false > Remove ipq8074_pciephy_regs_layout > > v3: > PCI: dwc: qcom: Add support for IPQ8074 PCIe controller > Incoporate Stan's feedback:- > - Add SoC Wrapper and Synopsys Core IP versions > > v2: > dt-bindings: phy: qmp: Add output-clock-names > Added Rob H's Ack > > dt-bindings: phy: qmp: Add support for QMP phy in IPQ8074 > Removed example > Added IPQ8074 specific details > > phy: qcom-qmp: Fix phy pipe clock name > Added Vivek's Ack > > phy: qcom-qmp: Handle unavailable registers > No changes > > phy: qcom-qmp: Add support for IPQ8074 > No changes > > PCI: dwc: qcom: Use block IP version for operations > Added new patch to use block IP version instead of v1, v2... > > dt-bindings: pci: qcom: Add support for IPQ8074 > Removed example > Added IPQ8074 specific details > > PCI: dwc: qcom: Add support for IPQ8074 PCIe controller > Incorporated Bjorn's feedback:- > - Removed reset names, helper function to assert/deassert, helper > function to R/M/W register. > - Renamed sys_noc clock as iface clock > - Added deinit if phy power on fails > > v1: > Add definitions required to enable QMP phy support for IPQ8074. > > Add support for the IPQ8074 PCIe controller. IPQ8074 supports > Gen 1/2, one lane, two PCIe root complex with support for MSI and > legacy interrupts, and it conforms to PCI Express Base 2.1 > specification. > > Varadarajan Narayanan (7): > dt-bindings: phy: qmp: Add output-clock-names > dt-bindings: phy: qmp: Add support for QMP phy in IPQ8074 > phy: qcom-qmp: Fix phy pipe clock name > phy: qcom-qmp: Add support for IPQ8074 > PCI: dwc: qcom: Use block IP version for operations > dt-bindings: pci: qcom: Add support for IPQ8074 > PCI: dwc: qcom: Add support for IPQ8074 PCIe controller > > .../devicetree/bindings/pci/qcom,pcie.txt | 23 ++ > .../devicetree/bindings/phy/qcom-qmp-phy.txt | 11 + > drivers/pci/dwc/pcie-qcom.c | 378 +++++++++++++++++---- > drivers/phy/qualcomm/phy-qcom-qmp.c | 147 +++++++- > 4 files changed, 485 insertions(+), 74 deletions(-) >
WARNING: multiple messages have this Message-ID (diff)
From: Kishon Vijay Abraham I <kishon@ti.com> To: Varadarajan Narayanan <varada@codeaurora.org>, <bhelgaas@google.com>, <robh+dt@kernel.org>, <mark.rutland@arm.com>, <svarbanov@mm-sol.com>, <sboyd@codeaurora.org>, <vivek.gautam@codeaurora.org>, <fengguang.wu@intel.com>, <weiyongjun1@huawei.com>, <linux-pci@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-arm-msm@vger.kernel.org> Subject: Re: [PATCH v6 0/7] Add support for IPQ8074 PCIe phy and controller Date: Wed, 2 Aug 2017 10:38:21 +0530 [thread overview] Message-ID: <4cce58c3-3fec-db2d-8c97-28beb0e3b3ab@ti.com> (raw) In-Reply-To: <1501482857-14100-1-git-send-email-varada@codeaurora.org> Hi, On Monday 31 July 2017 12:04 PM, Varadarajan Narayanan wrote: > v6: > Added 'Reviewed-by: Vivek Gautam <vivek.gautam@codeaurora.org>' and fixed > white space issues as mentioned by Vivek. > phy: qcom-qmp: Fix phy pipe clock name > dt-bindings: phy: qmp: Add support for QMP phy in IPQ8074 merged the 1st four patches (phy patches) of the series to linux-phy -next. Thanks Kishon > > v5: > dt-bindings: phy: qmp: Add support for QMP phy in IPQ8074 > Renamed phy_phy clock as common clock > > phy: qcom-qmp: Fix phy pipe clock name > Moved the DT get into the registering function > > phy: qcom-qmp: Add support for IPQ8074 > Place the IPQ8074 related structs similar to existing SoC. > Renamed phy_phy clock as common clock > v4: > phy: qcom-qmp: Fix phy pipe clock name > Based on Vivek's comments, return failure only for > PCI/USB type of phys. > Removed Ack. > > phy: qcom-qmp: Handle unavailable registers > Removed this patch. > Incorrectly used a block of code that is not applicable > to IPQ8074, hence had to avoid an "unavailable" register. > Since that is addressed using 'has_phy_com_ctrl' this > patch is not needed. > > phy: qcom-qmp: Add support for IPQ8074 > Set 'has_phy_com_ctrl' to false > Remove ipq8074_pciephy_regs_layout > > v3: > PCI: dwc: qcom: Add support for IPQ8074 PCIe controller > Incoporate Stan's feedback:- > - Add SoC Wrapper and Synopsys Core IP versions > > v2: > dt-bindings: phy: qmp: Add output-clock-names > Added Rob H's Ack > > dt-bindings: phy: qmp: Add support for QMP phy in IPQ8074 > Removed example > Added IPQ8074 specific details > > phy: qcom-qmp: Fix phy pipe clock name > Added Vivek's Ack > > phy: qcom-qmp: Handle unavailable registers > No changes > > phy: qcom-qmp: Add support for IPQ8074 > No changes > > PCI: dwc: qcom: Use block IP version for operations > Added new patch to use block IP version instead of v1, v2... > > dt-bindings: pci: qcom: Add support for IPQ8074 > Removed example > Added IPQ8074 specific details > > PCI: dwc: qcom: Add support for IPQ8074 PCIe controller > Incorporated Bjorn's feedback:- > - Removed reset names, helper function to assert/deassert, helper > function to R/M/W register. > - Renamed sys_noc clock as iface clock > - Added deinit if phy power on fails > > v1: > Add definitions required to enable QMP phy support for IPQ8074. > > Add support for the IPQ8074 PCIe controller. IPQ8074 supports > Gen 1/2, one lane, two PCIe root complex with support for MSI and > legacy interrupts, and it conforms to PCI Express Base 2.1 > specification. > > Varadarajan Narayanan (7): > dt-bindings: phy: qmp: Add output-clock-names > dt-bindings: phy: qmp: Add support for QMP phy in IPQ8074 > phy: qcom-qmp: Fix phy pipe clock name > phy: qcom-qmp: Add support for IPQ8074 > PCI: dwc: qcom: Use block IP version for operations > dt-bindings: pci: qcom: Add support for IPQ8074 > PCI: dwc: qcom: Add support for IPQ8074 PCIe controller > > .../devicetree/bindings/pci/qcom,pcie.txt | 23 ++ > .../devicetree/bindings/phy/qcom-qmp-phy.txt | 11 + > drivers/pci/dwc/pcie-qcom.c | 378 +++++++++++++++++---- > drivers/phy/qualcomm/phy-qcom-qmp.c | 147 +++++++- > 4 files changed, 485 insertions(+), 74 deletions(-) >
next prev parent reply other threads:[~2017-08-02 5:08 UTC|newest] Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top 2017-07-31 6:34 [PATCH v6 0/7] Add support for IPQ8074 PCIe phy and controller Varadarajan Narayanan [not found] ` <1501482857-14100-1-git-send-email-varada-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org> 2017-07-31 6:34 ` [PATCH v6 1/7] dt-bindings: phy: qmp: Add output-clock-names Varadarajan Narayanan 2017-07-31 6:34 ` Varadarajan Narayanan 2017-08-03 23:04 ` Bjorn Helgaas 2017-07-31 6:34 ` [PATCH v6 3/7] phy: qcom-qmp: Fix phy pipe clock name Varadarajan Narayanan 2017-07-31 6:34 ` Varadarajan Narayanan 2017-07-31 6:34 ` [PATCH v6 2/7] dt-bindings: phy: qmp: Add support for QMP phy in IPQ8074 Varadarajan Narayanan 2017-08-03 23:05 ` Bjorn Helgaas 2017-08-03 23:38 ` Rob Herring 2017-07-31 6:34 ` [PATCH v6 4/7] phy: qcom-qmp: Add support for IPQ8074 Varadarajan Narayanan 2017-07-31 6:34 ` [PATCH v6 5/7] PCI: dwc: qcom: Use block IP version for operations Varadarajan Narayanan [not found] ` <1501482857-14100-6-git-send-email-varada-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org> 2017-08-02 18:34 ` Stanimir Varbanov 2017-08-02 18:34 ` Stanimir Varbanov 2017-07-31 6:34 ` [PATCH v6 6/7] dt-bindings: pci: qcom: Add support for IPQ8074 Varadarajan Narayanan 2017-08-03 23:39 ` Rob Herring 2017-07-31 6:34 ` [PATCH v6 7/7] PCI: dwc: qcom: Add support for IPQ8074 PCIe controller Varadarajan Narayanan 2017-08-02 20:40 ` Stanimir Varbanov 2017-08-17 8:31 ` Varadarajan Narayanan 2017-08-02 5:08 ` Kishon Vijay Abraham I [this message] 2017-08-02 5:08 ` [PATCH v6 0/7] Add support for IPQ8074 PCIe phy and controller Kishon Vijay Abraham I 2017-08-03 23:07 ` Bjorn Helgaas 2017-08-20 10:58 ` Kishon Vijay Abraham I 2017-08-20 10:58 ` Kishon Vijay Abraham I
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=4cce58c3-3fec-db2d-8c97-28beb0e3b3ab@ti.com \ --to=kishon@ti.com \ --cc=bhelgaas@google.com \ --cc=devicetree@vger.kernel.org \ --cc=fengguang.wu@intel.com \ --cc=linux-arm-msm@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-pci@vger.kernel.org \ --cc=mark.rutland@arm.com \ --cc=robh+dt@kernel.org \ --cc=sboyd@codeaurora.org \ --cc=svarbanov@mm-sol.com \ --cc=varada@codeaurora.org \ --cc=vivek.gautam@codeaurora.org \ --cc=weiyongjun1@huawei.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.