From: Tomasz Figa <tomasz.figa@gmail.com> To: Chanwoo Choi <cw00.choi@samsung.com>, linux-samsung-soc@vger.kernel.org, linux-kernel@vger.kernel.org Cc: kgene.kim@samsung.com, mark.rutland@arm.com, arnd@arndb.de, olof@lixom.net, catalin.marinas@arm.com, will.deacon@arm.com, s.nawrocki@samsung.com, thomas.abraham@linaro.org, linus.walleij@linaro.org, kyungmin.park@samsung.com, inki.dae@samsung.com, chanho61.park@samsung.com, geunsik.lim@samsung.com, sw0312.kim@samsung.com, jh80.chung@samsung.com, a.kesavan@samsung.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: Re: [PATCH 01/19] pinctrl: exynos: Add support for Exynos5433 Date: Sun, 28 Dec 2014 20:21:45 +0900 [thread overview] Message-ID: <549FE7C9.5010909@gmail.com> (raw) In-Reply-To: <1417073716-22997-2-git-send-email-cw00.choi@samsung.com> Hi Chanwoo, On 27.11.2014 16:34, Chanwoo Choi wrote: > This patch adds driver data for Exynos5433 SoC. Exynos5433 includes 228 multi- > functional input/output port pins and 135 memory port pins. There are 41 general > port groups and 2 memory port groups. > > Cc: Tomasz Figa <tomasz.figa@gmail.com> > Cc: Thomas Abraham <thomas.abraham@linaro.org> > Cc: Linus Walleij <linus.walleij@linaro.org> > Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com> > Acked-by: Geunsik Lim <geunsik.lim@samsung.com> > Acked-by: Inki Dae <inki.dae@samsung.com> > --- > drivers/pinctrl/samsung/pinctrl-exynos.c | 163 ++++++++++++++++++++++++++++++ > drivers/pinctrl/samsung/pinctrl-samsung.c | 2 + > drivers/pinctrl/samsung/pinctrl-samsung.h | 1 + > 3 files changed, 166 insertions(+) Any plans for a respin? Apparently this patch needs a rebase. Also some comments below. > > diff --git a/drivers/pinctrl/samsung/pinctrl-exynos.c b/drivers/pinctrl/samsung/pinctrl-exynos.c > index 8e3e0c0..bd4c4ec 100644 > --- a/drivers/pinctrl/samsung/pinctrl-exynos.c > +++ b/drivers/pinctrl/samsung/pinctrl-exynos.c > @@ -1268,6 +1268,169 @@ struct samsung_pin_ctrl exynos5420_pin_ctrl[] = { > }, > }; > > +/* pin banks of exynos5433 pin-controller - ALIVE */ > +static struct samsung_pin_bank exynos5433_pin_banks0[] = { Maybe instead the structure could be named exynos5433_pin_bank_alive? Similarly for remaining banks. Also please, if not done already, please remember about documenting alias IDs of particular controllers in DT binding documentation. > + EXYNOS_PIN_BANK_EINTW(8, 0x000, "gpa0", 0x00), > + EXYNOS_PIN_BANK_EINTW(8, 0x020, "gpa1", 0x04), > + EXYNOS_PIN_BANK_EINTW(8, 0x040, "gpa2", 0x08), > + EXYNOS_PIN_BANK_EINTW(8, 0x060, "gpa3", 0x0c), > +}; > + > +/* pin banks of exynos5433 pin-controller - AUD */ > +static struct samsung_pin_bank exynos5433_pin_banks1[] = { > + EXYNOS_PIN_BANK_EINTG(7, 0x000, "gpz0", 0x00), > + EXYNOS_PIN_BANK_EINTG(4, 0x020, "gpz1", 0x04), > +}; > + > +/* pin banks of exynos5433 pin-controller - CPIF */ > +static struct samsung_pin_bank exynos5433_pin_banks2[] = { > + EXYNOS_PIN_BANK_EINTG(2, 0x000, "gpv6", 0x00), > +}; > + > +/* pin banks of exynos5433 pin-controller - eSE */ > +static struct samsung_pin_bank exynos5433_pin_banks3[] = { > + EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj2", 0x00), > +}; > + > +/* pin banks of exynos5433 pin-controller - FINGER */ > +static struct samsung_pin_bank exynos5433_pin_banks4[] = { > + EXYNOS_PIN_BANK_EINTG(4, 0x000, "gpd5", 0x00), > +}; > + > +/* pin banks of exynos5433 pin-controller - FSYS */ > +static struct samsung_pin_bank exynos5433_pin_banks5[] = { > + EXYNOS_PIN_BANK_EINTG(6, 0x000, "gph1", 0x00), > + EXYNOS_PIN_BANK_EINTG(7, 0x020, "gpr4", 0x04), > + EXYNOS_PIN_BANK_EINTG(5, 0x040, "gpr0", 0x08), > + EXYNOS_PIN_BANK_EINTG(8, 0x060, "gpr1", 0x0c), > + EXYNOS_PIN_BANK_EINTG(2, 0x080, "gpr2", 0x10), > + EXYNOS_PIN_BANK_EINTG(8, 0x0a0, "gpr3", 0x14), > +}; > + > +/* pin banks of exynos5433 pin-controller - IMEM */ > +static struct samsung_pin_bank exynos5433_pin_banks6[] = { > + EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpf0", 0x00), > +}; > + > +/* pin banks of exynos5433 pin-controller - NFC */ > +static struct samsung_pin_bank exynos5433_pin_banks7[] = { > + EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj0", 0x00), > +}; > + > +/* pin banks of exynos5433 pin-controller - PERIC */ > +static struct samsung_pin_bank exynos5433_pin_banks8[] = { > + EXYNOS_PIN_BANK_EINTG(6, 0x000, "gpv7", 0x00), > + EXYNOS_PIN_BANK_EINTG(5, 0x020, "gpb0", 0x04), > + EXYNOS_PIN_BANK_EINTG(8, 0x040, "gpc0", 0x08), > + EXYNOS_PIN_BANK_EINTG(2, 0x060, "gpc1", 0x0c), > + EXYNOS_PIN_BANK_EINTG(6, 0x080, "gpc2", 0x10), > + EXYNOS_PIN_BANK_EINTG(8, 0x0a0, "gpc3", 0x14), > + EXYNOS_PIN_BANK_EINTG(2, 0x0c0, "gpg0", 0x18), > + EXYNOS_PIN_BANK_EINTG(4, 0x0e0, "gpd0", 0x1c), > + EXYNOS_PIN_BANK_EINTG(6, 0x100, "gpd1", 0x20), > + EXYNOS_PIN_BANK_EINTG(8, 0x120, "gpd2", 0x24), > + EXYNOS_PIN_BANK_EINTG(5, 0x140, "gpd4", 0x28), > + EXYNOS_PIN_BANK_EINTG(2, 0x160, "gpd8", 0x2c), > + EXYNOS_PIN_BANK_EINTG(7, 0x180, "gpd6", 0x30), > + EXYNOS_PIN_BANK_EINTG(3, 0x1a0, "gpd7", 0x34), > + EXYNOS_PIN_BANK_EINTG(5, 0x1c0, "gpg1", 0x38), > + EXYNOS_PIN_BANK_EINTG(2, 0x1e0, "gpg2", 0x3c), > + EXYNOS_PIN_BANK_EINTG(8, 0x200, "gpg3", 0x40), > +}; > + > +/* pin banks of exynos5433 pin-controller - TOUCH */ > +static struct samsung_pin_bank exynos5433_pin_banks9[] = { > + EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj1", 0x00), > +}; > + > +/* > + * Samsung pinctrl driver data for Exynos5433 SoC. Exynos5433 SoC includes > + * four gpio/pin-mux/pinconfig controllers. Looks like "four" is a copy/paste error here. Sorry for the delay. Unfortunately things are quite busy on my side nowadays. Best regards, Tomasz
WARNING: multiple messages have this Message-ID (diff)
From: tomasz.figa@gmail.com (Tomasz Figa) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH 01/19] pinctrl: exynos: Add support for Exynos5433 Date: Sun, 28 Dec 2014 20:21:45 +0900 [thread overview] Message-ID: <549FE7C9.5010909@gmail.com> (raw) In-Reply-To: <1417073716-22997-2-git-send-email-cw00.choi@samsung.com> Hi Chanwoo, On 27.11.2014 16:34, Chanwoo Choi wrote: > This patch adds driver data for Exynos5433 SoC. Exynos5433 includes 228 multi- > functional input/output port pins and 135 memory port pins. There are 41 general > port groups and 2 memory port groups. > > Cc: Tomasz Figa <tomasz.figa@gmail.com> > Cc: Thomas Abraham <thomas.abraham@linaro.org> > Cc: Linus Walleij <linus.walleij@linaro.org> > Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com> > Acked-by: Geunsik Lim <geunsik.lim@samsung.com> > Acked-by: Inki Dae <inki.dae@samsung.com> > --- > drivers/pinctrl/samsung/pinctrl-exynos.c | 163 ++++++++++++++++++++++++++++++ > drivers/pinctrl/samsung/pinctrl-samsung.c | 2 + > drivers/pinctrl/samsung/pinctrl-samsung.h | 1 + > 3 files changed, 166 insertions(+) Any plans for a respin? Apparently this patch needs a rebase. Also some comments below. > > diff --git a/drivers/pinctrl/samsung/pinctrl-exynos.c b/drivers/pinctrl/samsung/pinctrl-exynos.c > index 8e3e0c0..bd4c4ec 100644 > --- a/drivers/pinctrl/samsung/pinctrl-exynos.c > +++ b/drivers/pinctrl/samsung/pinctrl-exynos.c > @@ -1268,6 +1268,169 @@ struct samsung_pin_ctrl exynos5420_pin_ctrl[] = { > }, > }; > > +/* pin banks of exynos5433 pin-controller - ALIVE */ > +static struct samsung_pin_bank exynos5433_pin_banks0[] = { Maybe instead the structure could be named exynos5433_pin_bank_alive? Similarly for remaining banks. Also please, if not done already, please remember about documenting alias IDs of particular controllers in DT binding documentation. > + EXYNOS_PIN_BANK_EINTW(8, 0x000, "gpa0", 0x00), > + EXYNOS_PIN_BANK_EINTW(8, 0x020, "gpa1", 0x04), > + EXYNOS_PIN_BANK_EINTW(8, 0x040, "gpa2", 0x08), > + EXYNOS_PIN_BANK_EINTW(8, 0x060, "gpa3", 0x0c), > +}; > + > +/* pin banks of exynos5433 pin-controller - AUD */ > +static struct samsung_pin_bank exynos5433_pin_banks1[] = { > + EXYNOS_PIN_BANK_EINTG(7, 0x000, "gpz0", 0x00), > + EXYNOS_PIN_BANK_EINTG(4, 0x020, "gpz1", 0x04), > +}; > + > +/* pin banks of exynos5433 pin-controller - CPIF */ > +static struct samsung_pin_bank exynos5433_pin_banks2[] = { > + EXYNOS_PIN_BANK_EINTG(2, 0x000, "gpv6", 0x00), > +}; > + > +/* pin banks of exynos5433 pin-controller - eSE */ > +static struct samsung_pin_bank exynos5433_pin_banks3[] = { > + EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj2", 0x00), > +}; > + > +/* pin banks of exynos5433 pin-controller - FINGER */ > +static struct samsung_pin_bank exynos5433_pin_banks4[] = { > + EXYNOS_PIN_BANK_EINTG(4, 0x000, "gpd5", 0x00), > +}; > + > +/* pin banks of exynos5433 pin-controller - FSYS */ > +static struct samsung_pin_bank exynos5433_pin_banks5[] = { > + EXYNOS_PIN_BANK_EINTG(6, 0x000, "gph1", 0x00), > + EXYNOS_PIN_BANK_EINTG(7, 0x020, "gpr4", 0x04), > + EXYNOS_PIN_BANK_EINTG(5, 0x040, "gpr0", 0x08), > + EXYNOS_PIN_BANK_EINTG(8, 0x060, "gpr1", 0x0c), > + EXYNOS_PIN_BANK_EINTG(2, 0x080, "gpr2", 0x10), > + EXYNOS_PIN_BANK_EINTG(8, 0x0a0, "gpr3", 0x14), > +}; > + > +/* pin banks of exynos5433 pin-controller - IMEM */ > +static struct samsung_pin_bank exynos5433_pin_banks6[] = { > + EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpf0", 0x00), > +}; > + > +/* pin banks of exynos5433 pin-controller - NFC */ > +static struct samsung_pin_bank exynos5433_pin_banks7[] = { > + EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj0", 0x00), > +}; > + > +/* pin banks of exynos5433 pin-controller - PERIC */ > +static struct samsung_pin_bank exynos5433_pin_banks8[] = { > + EXYNOS_PIN_BANK_EINTG(6, 0x000, "gpv7", 0x00), > + EXYNOS_PIN_BANK_EINTG(5, 0x020, "gpb0", 0x04), > + EXYNOS_PIN_BANK_EINTG(8, 0x040, "gpc0", 0x08), > + EXYNOS_PIN_BANK_EINTG(2, 0x060, "gpc1", 0x0c), > + EXYNOS_PIN_BANK_EINTG(6, 0x080, "gpc2", 0x10), > + EXYNOS_PIN_BANK_EINTG(8, 0x0a0, "gpc3", 0x14), > + EXYNOS_PIN_BANK_EINTG(2, 0x0c0, "gpg0", 0x18), > + EXYNOS_PIN_BANK_EINTG(4, 0x0e0, "gpd0", 0x1c), > + EXYNOS_PIN_BANK_EINTG(6, 0x100, "gpd1", 0x20), > + EXYNOS_PIN_BANK_EINTG(8, 0x120, "gpd2", 0x24), > + EXYNOS_PIN_BANK_EINTG(5, 0x140, "gpd4", 0x28), > + EXYNOS_PIN_BANK_EINTG(2, 0x160, "gpd8", 0x2c), > + EXYNOS_PIN_BANK_EINTG(7, 0x180, "gpd6", 0x30), > + EXYNOS_PIN_BANK_EINTG(3, 0x1a0, "gpd7", 0x34), > + EXYNOS_PIN_BANK_EINTG(5, 0x1c0, "gpg1", 0x38), > + EXYNOS_PIN_BANK_EINTG(2, 0x1e0, "gpg2", 0x3c), > + EXYNOS_PIN_BANK_EINTG(8, 0x200, "gpg3", 0x40), > +}; > + > +/* pin banks of exynos5433 pin-controller - TOUCH */ > +static struct samsung_pin_bank exynos5433_pin_banks9[] = { > + EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj1", 0x00), > +}; > + > +/* > + * Samsung pinctrl driver data for Exynos5433 SoC. Exynos5433 SoC includes > + * four gpio/pin-mux/pinconfig controllers. Looks like "four" is a copy/paste error here. Sorry for the delay. Unfortunately things are quite busy on my side nowadays. Best regards, Tomasz
next prev parent reply other threads:[~2014-12-28 11:21 UTC|newest] Thread overview: 133+ messages / expand[flat|nested] mbox.gz Atom feed top 2014-11-27 7:34 [PATCH 00/19] arm64: Add the support for new 64-bit Exynos5433 SoC Chanwoo Choi 2014-11-27 7:34 ` Chanwoo Choi 2014-11-27 7:34 ` Chanwoo Choi 2014-11-27 7:34 ` [PATCH 01/19] pinctrl: exynos: Add support for Exynos5433 Chanwoo Choi 2014-11-27 7:34 ` Chanwoo Choi 2014-11-27 7:34 ` Chanwoo Choi 2014-11-27 10:26 ` [01/19] " Pankaj Dubey 2014-11-27 10:26 ` Pankaj Dubey 2014-11-27 10:49 ` Chanwoo Choi 2014-11-27 10:49 ` Chanwoo Choi 2014-11-27 11:45 ` [PATCH 01/19] " Arnd Bergmann 2014-11-27 11:45 ` Arnd Bergmann 2014-11-27 12:14 ` Tomasz Figa 2014-11-27 12:14 ` Tomasz Figa 2014-11-27 12:14 ` Tomasz Figa 2014-11-27 12:36 ` Arnd Bergmann 2014-11-27 12:36 ` Arnd Bergmann 2014-11-27 12:36 ` Arnd Bergmann 2014-12-28 11:21 ` Tomasz Figa [this message] 2014-12-28 11:21 ` Tomasz Figa 2014-12-28 23:33 ` Chanwoo Choi 2014-12-28 23:33 ` Chanwoo Choi 2014-11-27 7:34 ` [PATCH 02/19] clk: samsung: Add binding documentation for Exynos5433 clock controller Chanwoo Choi 2014-11-27 7:34 ` Chanwoo Choi 2014-11-27 11:21 ` Mark Rutland 2014-11-27 11:21 ` Mark Rutland 2014-11-27 11:21 ` Mark Rutland 2014-11-27 11:29 ` Chanwoo Choi 2014-11-27 11:29 ` Chanwoo Choi 2014-11-27 11:29 ` Chanwoo Choi 2014-11-27 7:35 ` [PATCH 03/19] clk: samsung: exynos5433: Add clocks using common clock framework Chanwoo Choi 2014-11-27 7:35 ` Chanwoo Choi 2014-11-27 11:48 ` [03/19] " Pankaj Dubey 2014-11-27 11:48 ` Pankaj Dubey 2014-11-27 12:53 ` Chanwoo Choi 2014-11-27 12:53 ` Chanwoo Choi 2014-11-28 1:57 ` Chanwoo Choi 2014-11-28 1:57 ` Chanwoo Choi 2014-11-27 7:35 ` [PATCH 04/19] clk: samsung: exynos5433: Add MUX clocks of CMU_TOP domain Chanwoo Choi 2014-11-27 7:35 ` Chanwoo Choi 2014-11-27 7:35 ` Chanwoo Choi 2014-11-27 7:35 ` [PATCH 05/19] clk: samsung: exynos5433: Add clocks for CMU_PERIC domain Chanwoo Choi 2014-11-27 7:35 ` Chanwoo Choi 2014-11-27 7:35 ` [PATCH 06/19] clk: samsung: exynos5433: Add clocks for CMU_PERIS domain Chanwoo Choi 2014-11-27 7:35 ` Chanwoo Choi 2014-11-27 7:35 ` [PATCH 07/19] clk: samsung: exynos5433: Add clocks for CMU_G2D domain Chanwoo Choi 2014-11-27 7:35 ` Chanwoo Choi 2014-11-27 7:35 ` [PATCH 08/19] clk: samsung: exynos5433: Add clocks for CMU_MIF domain Chanwoo Choi 2014-11-27 7:35 ` Chanwoo Choi 2014-11-27 7:35 ` [PATCH 09/19] clk: samsung: exynos5433: Add clocks for CMU_DISP domain Chanwoo Choi 2014-11-27 7:35 ` Chanwoo Choi 2014-11-27 7:35 ` [PATCH 10/19] clk: samsung: exynos5433: Add clocks for CMU_AUD domain Chanwoo Choi 2014-11-27 7:35 ` Chanwoo Choi 2014-11-27 7:35 ` [PATCH 11/19] clk: samsung: exynos5433: Add clocks for CMU_BUS{0|1|2} domains Chanwoo Choi 2014-11-27 7:35 ` Chanwoo Choi 2014-11-27 7:35 ` Chanwoo Choi 2014-11-27 11:41 ` Arnd Bergmann 2014-11-27 11:41 ` Arnd Bergmann 2014-11-27 11:56 ` Chanwoo Choi 2014-11-27 11:56 ` Chanwoo Choi 2014-11-27 12:12 ` Sylwester Nawrocki 2014-11-27 12:12 ` Sylwester Nawrocki 2014-11-27 12:12 ` Sylwester Nawrocki 2014-11-27 12:14 ` Chanwoo Choi 2014-11-27 12:14 ` Chanwoo Choi 2014-11-27 12:35 ` Arnd Bergmann 2014-11-27 12:35 ` Arnd Bergmann 2014-11-27 12:58 ` Chanwoo Choi 2014-11-27 12:58 ` Chanwoo Choi 2014-11-27 13:15 ` Arnd Bergmann 2014-11-27 13:15 ` Arnd Bergmann [not found] ` <CAGTfZH3KmwhJNFdmeWnujbbUbtLf5vSi6i2dbV62DeCtV7n4TQ@mail.gmail.com> 2014-11-27 14:02 ` Arnd Bergmann 2014-11-27 14:02 ` Arnd Bergmann 2014-11-27 14:02 ` Arnd Bergmann 2014-11-27 15:17 ` Chanwoo Choi 2014-11-27 15:17 ` Chanwoo Choi 2014-11-27 15:17 ` Chanwoo Choi 2014-11-27 15:33 ` Arnd Bergmann 2014-11-27 15:33 ` Arnd Bergmann 2014-11-27 15:33 ` Arnd Bergmann 2014-11-27 15:44 ` Chanwoo Choi 2014-11-27 15:44 ` Chanwoo Choi 2014-11-27 15:44 ` Chanwoo Choi 2014-11-27 15:51 ` Arnd Bergmann 2014-11-27 15:51 ` Arnd Bergmann 2014-11-27 15:51 ` Arnd Bergmann 2014-11-27 15:58 ` Chanwoo Choi 2014-11-27 15:58 ` Chanwoo Choi 2014-11-27 15:58 ` Chanwoo Choi 2014-11-27 7:35 ` [PATCH 12/19] clk: samsung: exynos5433: Add missing clocks for CMU_FSYS domain Chanwoo Choi 2014-11-27 7:35 ` Chanwoo Choi 2014-11-27 7:35 ` [PATCH 13/19] clk: samsung: exynos5433: Add clocks for CMU_G3D domain Chanwoo Choi 2014-11-27 7:35 ` Chanwoo Choi 2014-11-27 7:35 ` [PATCH 14/19] clk: samsung: exynos5433: Add clocks for CMU_GSCL domain Chanwoo Choi 2014-11-27 7:35 ` Chanwoo Choi 2014-11-27 7:35 ` [PATCH 15/19] arm64: exynos5433: Enable ARMv8-based Exynos5433 SoC support Chanwoo Choi 2014-11-27 7:35 ` Chanwoo Choi 2014-11-27 11:18 ` Catalin Marinas 2014-11-27 11:18 ` Catalin Marinas 2014-11-27 11:18 ` Catalin Marinas 2014-11-27 11:22 ` Chanwoo Choi 2014-11-27 11:22 ` Chanwoo Choi 2014-11-27 11:22 ` Chanwoo Choi 2014-11-27 7:35 ` [PATCH 16/19] arm64: dts: exynos: Add dts files for 64-bit Exynos5433 SoC Chanwoo Choi 2014-11-27 7:35 ` Chanwoo Choi 2014-11-27 7:35 ` Chanwoo Choi 2014-11-27 10:26 ` Marc Zyngier 2014-11-27 10:26 ` Marc Zyngier 2014-11-27 10:26 ` Marc Zyngier 2014-11-28 13:51 ` Chanwoo Choi 2014-11-28 13:51 ` Chanwoo Choi 2014-11-28 13:51 ` Chanwoo Choi 2014-11-27 11:18 ` Mark Rutland 2014-11-27 11:18 ` Mark Rutland 2014-11-27 11:18 ` Mark Rutland 2014-11-28 13:18 ` Chanwoo Choi 2014-11-28 13:18 ` Chanwoo Choi 2014-11-28 13:18 ` Chanwoo Choi 2014-11-28 14:00 ` Mark Rutland 2014-11-28 14:00 ` Mark Rutland 2014-11-28 14:00 ` Mark Rutland 2014-12-01 2:21 ` Chanwoo Choi 2014-12-01 2:21 ` Chanwoo Choi 2014-12-01 2:21 ` Chanwoo Choi 2014-12-02 10:42 ` Mark Rutland 2014-12-02 10:42 ` Mark Rutland 2014-12-02 10:42 ` Mark Rutland 2014-11-27 7:35 ` [PATCH 17/19] arm64: dts: exynos: Add MSHC dt node for Exynos5433 Chanwoo Choi 2014-11-27 7:35 ` Chanwoo Choi 2014-11-27 7:35 ` [PATCH 18/19] arm64: dts: exynos: Add SPI/PDMA " Chanwoo Choi 2014-11-27 7:35 ` Chanwoo Choi 2014-11-27 7:35 ` [PATCH 19/19] serial: samsung: Add the support for Exynos5433 SoC Chanwoo Choi 2014-11-27 7:35 ` Chanwoo Choi
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=549FE7C9.5010909@gmail.com \ --to=tomasz.figa@gmail.com \ --cc=a.kesavan@samsung.com \ --cc=arnd@arndb.de \ --cc=catalin.marinas@arm.com \ --cc=chanho61.park@samsung.com \ --cc=cw00.choi@samsung.com \ --cc=devicetree@vger.kernel.org \ --cc=geunsik.lim@samsung.com \ --cc=inki.dae@samsung.com \ --cc=jh80.chung@samsung.com \ --cc=kgene.kim@samsung.com \ --cc=kyungmin.park@samsung.com \ --cc=linus.walleij@linaro.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-samsung-soc@vger.kernel.org \ --cc=mark.rutland@arm.com \ --cc=olof@lixom.net \ --cc=s.nawrocki@samsung.com \ --cc=sw0312.kim@samsung.com \ --cc=thomas.abraham@linaro.org \ --cc=will.deacon@arm.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.