All of lore.kernel.org
 help / color / mirror / Atom feed
From: Lu Baolu <baolu.lu@linux.intel.com>
To: "Tian, Kevin" <kevin.tian@intel.com>,
	Joerg Roedel <joro@8bytes.org>, Jason Gunthorpe <jgg@nvidia.com>,
	Christoph Hellwig <hch@infradead.org>,
	"Raj, Ashok" <ashok.raj@intel.com>, Will Deacon <will@kernel.org>,
	Robin Murphy <robin.murphy@arm.com>,
	Jean-Philippe Brucker <jean-philippe@linaro.com>
Cc: baolu.lu@linux.intel.com, Eric Auger <eric.auger@redhat.com>,
	"Liu, Yi L" <yi.l.liu@intel.com>,
	"Pan, Jacob jun" <jacob.jun.pan@intel.com>,
	"iommu@lists.linux-foundation.org"
	<iommu@lists.linux-foundation.org>,
	"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH RFC 01/11] iommu: Add pasid_bits field in struct dev_iommu
Date: Tue, 22 Mar 2022 08:48:57 +0800	[thread overview]
Message-ID: <85d61ad6-0cf0-ac65-3312-32d0cdeb1b27@linux.intel.com> (raw)
In-Reply-To: <BN9PR11MB5276981B9328F10E5FC89B728C179@BN9PR11MB5276.namprd11.prod.outlook.com>

On 2022/3/22 8:26, Tian, Kevin wrote:
>> From: Lu Baolu <baolu.lu@linux.intel.com>
>> Sent: Monday, March 21, 2022 6:22 PM
>>>> -				if (features >= 0)
>>>> +				if (features >= 0) {
>>>>    					info->pasid_supported = features | 1;
>>>> +					dev->iommu->pasid_bits =
>>>> +						fls(pci_max_pasids(pdev)) - 1;
>>> Original intel_svm_alloc_pasid() covers both PCI and non-PCI devices:
>>>
>>> 	ioasid_t max_pasid = dev_is_pci(dev) ?
>>> 		pci_max_pasids(to_pci_dev(dev)) : intel_pasid_max_id;
>>>
>>> though I'm not sure whether non-PCI SVA has been supported indeed, this
>>> patch implies a functional change here.
>>>
>>
>> The info->pasid_supported is only set for PCI devices. So the status is
>> that non-PCI SVA hasn't been supported. No functional change here from
>> this point of view.
>>
> 
> Then this information should be included in the commit msg.

Sure.

Best regards,
baolu

WARNING: multiple messages have this Message-ID (diff)
From: Lu Baolu <baolu.lu@linux.intel.com>
To: "Tian, Kevin" <kevin.tian@intel.com>,
	Joerg Roedel <joro@8bytes.org>, Jason Gunthorpe <jgg@nvidia.com>,
	Christoph Hellwig <hch@infradead.org>,
	"Raj, Ashok" <ashok.raj@intel.com>, Will Deacon <will@kernel.org>,
	Robin Murphy <robin.murphy@arm.com>,
	Jean-Philippe Brucker <jean-philippe@linaro.com>
Cc: "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
	"iommu@lists.linux-foundation.org"
	<iommu@lists.linux-foundation.org>,
	"Pan, Jacob jun" <jacob.jun.pan@intel.com>
Subject: Re: [PATCH RFC 01/11] iommu: Add pasid_bits field in struct dev_iommu
Date: Tue, 22 Mar 2022 08:48:57 +0800	[thread overview]
Message-ID: <85d61ad6-0cf0-ac65-3312-32d0cdeb1b27@linux.intel.com> (raw)
In-Reply-To: <BN9PR11MB5276981B9328F10E5FC89B728C179@BN9PR11MB5276.namprd11.prod.outlook.com>

On 2022/3/22 8:26, Tian, Kevin wrote:
>> From: Lu Baolu <baolu.lu@linux.intel.com>
>> Sent: Monday, March 21, 2022 6:22 PM
>>>> -				if (features >= 0)
>>>> +				if (features >= 0) {
>>>>    					info->pasid_supported = features | 1;
>>>> +					dev->iommu->pasid_bits =
>>>> +						fls(pci_max_pasids(pdev)) - 1;
>>> Original intel_svm_alloc_pasid() covers both PCI and non-PCI devices:
>>>
>>> 	ioasid_t max_pasid = dev_is_pci(dev) ?
>>> 		pci_max_pasids(to_pci_dev(dev)) : intel_pasid_max_id;
>>>
>>> though I'm not sure whether non-PCI SVA has been supported indeed, this
>>> patch implies a functional change here.
>>>
>>
>> The info->pasid_supported is only set for PCI devices. So the status is
>> that non-PCI SVA hasn't been supported. No functional change here from
>> this point of view.
>>
> 
> Then this information should be included in the commit msg.

Sure.

Best regards,
baolu
_______________________________________________
iommu mailing list
iommu@lists.linux-foundation.org
https://lists.linuxfoundation.org/mailman/listinfo/iommu

  reply	other threads:[~2022-03-22  0:49 UTC|newest]

Thread overview: 112+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-03-20  6:40 [PATCH RFC 00/11] iommu: SVA and IOPF refactoring Lu Baolu
2022-03-20  6:40 ` Lu Baolu
2022-03-20  6:40 ` [PATCH RFC 01/11] iommu: Add pasid_bits field in struct dev_iommu Lu Baolu
2022-03-20  6:40   ` Lu Baolu
2022-03-21  7:01   ` Tian, Kevin
2022-03-21  7:01     ` Tian, Kevin
2022-03-21 10:22     ` Lu Baolu
2022-03-21 10:22       ` Lu Baolu
2022-03-22  0:26       ` Tian, Kevin
2022-03-22  0:26         ` Tian, Kevin
2022-03-22  0:48         ` Lu Baolu [this message]
2022-03-22  0:48           ` Lu Baolu
2022-03-21 11:22   ` Jean-Philippe Brucker
2022-03-21 11:22     ` Jean-Philippe Brucker
2022-03-22  0:45     ` Lu Baolu
2022-03-22  0:45       ` Lu Baolu
2022-03-20  6:40 ` [PATCH RFC 02/11] iommu: Add iommu_domain type for SVA Lu Baolu
2022-03-20  6:40   ` Lu Baolu
2022-03-21  7:06   ` Tian, Kevin
2022-03-21  7:06     ` Tian, Kevin
2022-03-21 10:23     ` Lu Baolu
2022-03-21 10:23       ` Lu Baolu
2022-03-21 11:47   ` Jason Gunthorpe
2022-03-21 11:47     ` Jason Gunthorpe via iommu
2022-03-22  0:54     ` Lu Baolu
2022-03-22  0:54       ` Lu Baolu
2022-03-20  6:40 ` [PATCH RFC 03/11] iommu: Add attach/detach_dev_pasid domain ops Lu Baolu
2022-03-20  6:40   ` Lu Baolu
2022-03-21  7:13   ` Tian, Kevin
2022-03-21  7:13     ` Tian, Kevin
2022-03-21 10:27     ` Lu Baolu
2022-03-21 10:27       ` Lu Baolu
2022-03-21 11:53     ` Jason Gunthorpe via iommu
2022-03-21 11:53       ` Jason Gunthorpe
2022-03-20  6:40 ` [PATCH RFC 04/11] iommu/vt-d: Add SVA domain support Lu Baolu
2022-03-20  6:40   ` Lu Baolu
2022-03-21  7:45   ` Tian, Kevin
2022-03-21  7:45     ` Tian, Kevin
2022-03-21 10:37     ` Lu Baolu
2022-03-21 10:37       ` Lu Baolu
2022-03-21 11:56   ` Jason Gunthorpe via iommu
2022-03-21 11:56     ` Jason Gunthorpe
2022-03-22  4:25     ` Lu Baolu
2022-03-22  4:25       ` Lu Baolu
2022-03-20  6:40 ` [PATCH RFC 05/11] arm-smmu-v3/sva: " Lu Baolu
2022-03-20  6:40   ` Lu Baolu
2022-03-21 11:31   ` Jean-Philippe Brucker
2022-03-21 11:31     ` Jean-Philippe Brucker
2022-03-21 11:58     ` Jason Gunthorpe
2022-03-21 11:58       ` Jason Gunthorpe via iommu
2022-03-20  6:40 ` [PATCH RFC 06/11] iommu/sva: Use attach/detach_pasid_dev in SVA interfaces Lu Baolu
2022-03-20  6:40   ` Lu Baolu
2022-03-21  8:04   ` Tian, Kevin
2022-03-21  8:04     ` Tian, Kevin
2022-03-21 11:01     ` Lu Baolu
2022-03-21 11:01       ` Lu Baolu
2022-03-21 12:03       ` Jason Gunthorpe
2022-03-21 12:03         ` Jason Gunthorpe via iommu
2022-03-21 11:33   ` Jean-Philippe Brucker
2022-03-21 11:33     ` Jean-Philippe Brucker
2022-03-22  4:29     ` Lu Baolu
2022-03-22  4:29       ` Lu Baolu
2022-03-21 12:05   ` Jason Gunthorpe
2022-03-21 12:05     ` Jason Gunthorpe via iommu
2022-03-22  4:31     ` Lu Baolu
2022-03-22  4:31       ` Lu Baolu
2022-03-20  6:40 ` [PATCH RFC 07/11] iommu: Remove SVA related callbacks from iommu ops Lu Baolu
2022-03-20  6:40   ` Lu Baolu
2022-03-20  6:40 ` [PATCH RFC 08/11] iommu: Handle IO page faults directly Lu Baolu
2022-03-20  6:40   ` Lu Baolu
2022-03-21 11:35   ` Jean-Philippe Brucker
2022-03-21 11:35     ` Jean-Philippe Brucker
2022-03-22  0:39     ` Tian, Kevin
2022-03-22  0:39       ` Tian, Kevin
2022-03-20  6:40 ` [PATCH RFC 09/11] iommu: Add iommu_get_domain_for_dev_pasid() Lu Baolu
2022-03-20  6:40   ` Lu Baolu
2022-03-21 12:40   ` Jason Gunthorpe
2022-03-21 12:40     ` Jason Gunthorpe via iommu
2022-03-22  4:50     ` Lu Baolu
2022-03-22  4:50       ` Lu Baolu
2022-03-20  6:40 ` [PATCH RFC 10/11] iommu: Make IOPF handling framework generic Lu Baolu
2022-03-20  6:40   ` Lu Baolu
2022-03-21  8:09   ` Tian, Kevin
2022-03-21  8:09     ` Tian, Kevin
2022-03-21 11:42     ` Jean-Philippe Brucker
2022-03-21 11:42       ` Jean-Philippe Brucker
2022-03-21 12:43       ` Jason Gunthorpe
2022-03-21 12:43         ` Jason Gunthorpe via iommu
2022-03-22  5:03         ` Lu Baolu
2022-03-22  5:03           ` Lu Baolu
2022-03-22 10:02           ` Jean-Philippe Brucker
2022-03-22 10:02             ` Jean-Philippe Brucker
2022-03-22 12:15           ` Jason Gunthorpe
2022-03-22 12:15             ` Jason Gunthorpe via iommu
2022-03-22  1:00       ` Tian, Kevin
2022-03-22  1:00         ` Tian, Kevin
2022-03-22 10:06         ` Jean-Philippe Brucker
2022-03-22 10:06           ` Jean-Philippe Brucker
2022-03-22 10:24           ` Tian, Kevin
2022-03-22 10:24             ` Tian, Kevin
2022-03-22 10:50             ` Jean-Philippe Brucker
2022-03-22 10:50               ` Jean-Philippe Brucker
2022-03-21 11:39   ` Jean-Philippe Brucker
2022-03-21 11:39     ` Jean-Philippe Brucker
2022-03-22  5:28     ` Lu Baolu
2022-03-22  5:28       ` Lu Baolu
2022-03-21 12:50   ` Jason Gunthorpe
2022-03-21 12:50     ` Jason Gunthorpe via iommu
2022-03-22  5:48     ` Lu Baolu
2022-03-22  5:48       ` Lu Baolu
2022-03-20  6:40 ` [PATCH RFC 11/11] iommu: Rename iommu-sva-lib.{c,h} Lu Baolu
2022-03-20  6:40   ` Lu Baolu

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=85d61ad6-0cf0-ac65-3312-32d0cdeb1b27@linux.intel.com \
    --to=baolu.lu@linux.intel.com \
    --cc=ashok.raj@intel.com \
    --cc=eric.auger@redhat.com \
    --cc=hch@infradead.org \
    --cc=iommu@lists.linux-foundation.org \
    --cc=jacob.jun.pan@intel.com \
    --cc=jean-philippe@linaro.com \
    --cc=jgg@nvidia.com \
    --cc=joro@8bytes.org \
    --cc=kevin.tian@intel.com \
    --cc=linux-kernel@vger.kernel.org \
    --cc=robin.murphy@arm.com \
    --cc=will@kernel.org \
    --cc=yi.l.liu@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.