All of lore.kernel.org
 help / color / mirror / Atom feed
From: york sun <york.sun@nxp.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [Patch v6 8/9] armv8: ls1046ardb: Add LS1046ARDB board support
Date: Wed, 21 Sep 2016 15:31:18 +0000	[thread overview]
Message-ID: <AM4PR0401MB17327DF1E946A97F45573A619AF60@AM4PR0401MB1732.eurprd04.prod.outlook.com> (raw)
In-Reply-To: VI1PR04MB1454C31FD8FDBE7F0F6FD0958EF60@VI1PR04MB1454.eurprd04.prod.outlook.com

On 09/21/2016 12:46 AM, Mingkai Hu wrote:
>
>
>> -----Original Message-----
>> From: york sun
>> Sent: Saturday, September 17, 2016 4:14 AM
>> To: Q.Y. Gong <qianyu.gong@nxp.com>; u-boot at lists.denx.de
>> Cc: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com>; Mingkai Hu
>> <mingkai.hu@nxp.com>; S.H. Xie <shaohui.xie@nxp.com>; Z.Q. Hou
>> <zhiqiang.hou@nxp.com>; Wenbin Song <wenbin.song@nxp.com>;
>> Shengzhou Liu <shengzhou.liu@nxp.com>
>> Subject: Re: [Patch v6 8/9] armv8: ls1046ardb: Add LS1046ARDB board
>> support
>>
>> On 09/07/2016 03:08 AM, Gong Qianyu wrote:
>>> From: Mingkai Hu <mingkai.hu@nxp.com>
>>>
>>> LS1046ARDB Specification:
>>> -------------------------
>>> Memory subsystem:
>>>  * 8GByte DDR4 SDRAM (64bit bus)
>>>  * 512 Mbyte NAND flash
>>>  * Two 64 Mbyte high-speed SPI flash
>>>  * SD connector to interface with the SD memory card
>>>  * On-board 4G eMMC
>>>
>>> Ethernet:
>>>  * Two XFI 10G ports
>>>  * Two SGMII ports
>>>  * Two RGMII ports
>>>
>>> PCIe:
>>>  * PCIe1 (SerDes2 Lane0) to miniPCIe slot
>>>  * PCIe2 (SerDes2 Lane1) to x2 PCIe slot
>>>  * PCIe3 (SerDes2 Lane2) to x4 PCIe slot
>>
>> Why don't you enable PCIe in the config file?
>>
>
> A follow up patch will enable PCIe support which will use the SVR to differentiate some memory map differences
> for different silicon.

OK. Thanks.
Please note, even I accepted this patch set, it has not been merged due 
to some upstream changes (specifically ad-hoc config ban). I am working 
to get them merged.

York

  reply	other threads:[~2016-09-21 15:31 UTC|newest]

Thread overview: 25+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-09-07  9:56 [U-Boot] [Patch v6 0/9] Add LS1046ARDB&QDS board support Gong Qianyu
2016-09-07  9:56 ` [U-Boot] [Patch v6 1/9] ddr: fsl: fix a compile issue Gong Qianyu
2016-09-07  9:56 ` [U-Boot] [Patch v6 2/9] Export memset for standalone AQ FW load apps Gong Qianyu
2016-09-07  9:56 ` [U-Boot] [Patch v6 3/9] armv8: fsl-layerscape: Increase L2 Data RAM latency and L2 Tag RAM latency Gong Qianyu
2016-09-07  9:56 ` [U-Boot] [Patch v6 4/9] armv8: fsl-layerscape: add define CONFIG_STANDALONE_LOAD_ADDR for standalone app Gong Qianyu
2016-09-07  9:56 ` [U-Boot] [Patch v6 5/9] armv8: fsl-layerscape: spl: remove BSS clearing and board_init_r Gong Qianyu
2016-09-08 17:06   ` york sun
2016-09-09  6:12     ` Q.Y. Gong
2016-09-13 20:45       ` york sun
2016-09-14  7:32         ` Q.Y. Gong
2016-09-14 15:55           ` york sun
2016-09-07  9:56 ` [U-Boot] [Patch v6 6/9] armv8: ls1046a: Enable DDR erratum for ls1046a Gong Qianyu
2016-09-07  9:56 ` [U-Boot] [Patch v6 7/9] armv8: ls1046a: disable SATA ECC in DCSR Gong Qianyu
2016-09-07  9:56 ` [U-Boot] [Patch v6 8/9] armv8: ls1046ardb: Add LS1046ARDB board support Gong Qianyu
2016-09-08 17:21   ` york sun
2016-09-09  0:07     ` Prabhakar Kushwaha
2016-09-09 16:20       ` york sun
2016-09-16 20:14   ` york sun
2016-09-21  3:21     ` Q.Y. Gong
2016-09-21  7:46     ` Mingkai Hu
2016-09-21 15:31       ` york sun [this message]
2016-09-07  9:56 ` [U-Boot] [Patch v6 9/9] armv8: ls1046aqds: Add LS1046AQDS " Gong Qianyu
2016-09-20 18:06 ` [U-Boot] [Patch v6 0/9] Add LS1046ARDB&QDS " york sun
2016-09-07 10:47 [U-Boot] [Patch v6 8/9] armv8: ls1046ardb: Add LS1046ARDB " Gong Qianyu
2017-02-22 23:19 chris warth

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=AM4PR0401MB17327DF1E946A97F45573A619AF60@AM4PR0401MB1732.eurprd04.prod.outlook.com \
    --to=york.sun@nxp.com \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.