All of lore.kernel.org
 help / color / mirror / Atom feed
* synchronized block of register writes
@ 2011-04-06 22:28 Peter Hsiang
  2011-04-06 22:48 ` Mark Brown
  0 siblings, 1 reply; 3+ messages in thread
From: Peter Hsiang @ 2011-04-06 22:28 UTC (permalink / raw)
  To: Mark Brown, Jaroslav Kysela, Takashi Iwai, Liam Girdwood,
	Dimitris Papastamos

Hi Mark and Everyone,

When a codec driver control handling function needs to write a group of registers without any other register of the same codec being written to in parallel by ALSA, what is the best way to do this under the snd-soc codec driver architecture?  In the current architecture, does the driver's control handling function execute serially with other ALSA automated activities?

For example, the codec has filter coefficient data registers in a secondary registers "segment"  i.e. a portion of the register map is banked, and the secondary bank is purely for coefficients and they do not require caching.  The coefficient registers share the same register numbers as those in the normal primary segment.  To write the coefficients, one would first write to a register bit to select the desired segment, and then switch back when done.  This means when writing the coefficients, I use the un-cached write.

Thanks in advance for your sound advice.

Peter

^ permalink raw reply	[flat|nested] 3+ messages in thread

end of thread, other threads:[~2011-04-07  0:03 UTC | newest]

Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2011-04-06 22:28 synchronized block of register writes Peter Hsiang
2011-04-06 22:48 ` Mark Brown
2011-04-07  0:01   ` Peter Hsiang

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.