From: Chih-Min Chao <chihmin.chao@sifive.com> To: liuzhiwei <zhiwei_liu@c-sky.com> Cc: Palmer Dabbelt <palmer@sifive.com>, "open list:RISC-V" <qemu-riscv@nongnu.org>, Sagar Karandikar <sagark@eecs.berkeley.edu>, Bastian Koppelmann <kbastian@mail.uni-paderborn.de>, riku.voipio@iki.fi, laurent@vivier.eu, wxy194768@alibaba-inc.com, "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>, wenmeng_zhang@c-sky.com, Alistair Francis <Alistair.Francis@wdc.com> Subject: Re: [Qemu-devel] [Qemu-riscv] [PATCH v2 04/17] RISC-V: add vector extension configure instruction Date: Thu, 12 Sep 2019 00:04:38 +0800 [thread overview] Message-ID: <CAEiOBXWsuVeQ82ockYf=Vwqaxfzoc9fin+w3itNZZho2tO+6Mg@mail.gmail.com> (raw) In-Reply-To: <1568183141-67641-5-git-send-email-zhiwei_liu@c-sky.com> On Wed, Sep 11, 2019 at 2:38 PM liuzhiwei <zhiwei_liu@c-sky.com> wrote: > From: LIU Zhiwei <zhiwei_liu@c-sky.com> > > Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com> > --- > target/riscv/Makefile.objs | 2 +- > target/riscv/helper.h | 3 + > target/riscv/insn32.decode | 5 ++ > target/riscv/insn_trans/trans_rvv.inc.c | 46 ++++++++++++ > target/riscv/translate.c | 1 + > target/riscv/vector_helper.c | 126 > ++++++++++++++++++++++++++++++++ > 6 files changed, 182 insertions(+), 1 deletion(-) > create mode 100644 target/riscv/insn_trans/trans_rvv.inc.c > create mode 100644 target/riscv/vector_helper.c > > diff --git a/target/riscv/Makefile.objs b/target/riscv/Makefile.objs > index b1c79bc..d577cef 100644 > --- a/target/riscv/Makefile.objs > +++ b/target/riscv/Makefile.objs > @@ -1,4 +1,4 @@ > -obj-y += translate.o op_helper.o cpu_helper.o cpu.o csr.o fpu_helper.o > gdbstub.o pmp.o > +obj-y += translate.o op_helper.o cpu_helper.o cpu.o csr.o fpu_helper.o > vector_helper.o gdbstub.o pmp.o > > DECODETREE = $(SRC_PATH)/scripts/decodetree.py > > diff --git a/target/riscv/helper.h b/target/riscv/helper.h > index debb22a..652f8c3 100644 > --- a/target/riscv/helper.h > +++ b/target/riscv/helper.h > @@ -76,3 +76,6 @@ DEF_HELPER_2(mret, tl, env, tl) > DEF_HELPER_1(wfi, void, env) > DEF_HELPER_1(tlb_flush, void, env) > #endif > +/* Vector functions */ > +DEF_HELPER_4(vector_vsetvli, void, env, i32, i32, i32) > +DEF_HELPER_4(vector_vsetvl, void, env, i32, i32, i32) > diff --git a/target/riscv/insn32.decode b/target/riscv/insn32.decode > index 77f794e..5dc009c 100644 > --- a/target/riscv/insn32.decode > +++ b/target/riscv/insn32.decode > @@ -62,6 +62,7 @@ > @r_rm ....... ..... ..... ... ..... ....... %rs2 %rs1 %rm %rd > @r2_rm ....... ..... ..... ... ..... ....... %rs1 %rm %rd > @r2 ....... ..... ..... ... ..... ....... %rs1 %rd > +@r2_zimm . zimm:11 ..... ... ..... ....... %rs1 %rd > > @sfence_vma ....... ..... ..... ... ..... ....... %rs2 %rs1 > @sfence_vm ....... ..... ..... ... ..... ....... %rs1 > @@ -203,3 +204,7 @@ fcvt_w_d 1100001 00000 ..... ... ..... 1010011 > @r2_rm > fcvt_wu_d 1100001 00001 ..... ... ..... 1010011 @r2_rm > fcvt_d_w 1101001 00000 ..... ... ..... 1010011 @r2_rm > fcvt_d_wu 1101001 00001 ..... ... ..... 1010011 @r2_rm > + > +# *** RV32V Extension *** > +vsetvli 0 ........... ..... 111 ..... 1010111 @r2_zimm > +vsetvl 1000000 ..... ..... 111 ..... 1010111 @r > diff --git a/target/riscv/insn_trans/trans_rvv.inc.c > b/target/riscv/insn_trans/trans_rvv.inc.c > new file mode 100644 > index 0000000..82e7ad6 > --- /dev/null > +++ b/target/riscv/insn_trans/trans_rvv.inc.c > @@ -0,0 +1,46 @@ > +/* > + * RISC-V translation routines for the RVV Standard Extension. > + * > + * Copyright (c) 2019 C-SKY Limited. All rights reserved. > + * > + * This program is free software; you can redistribute it and/or modify it > + * under the terms and conditions of the GNU General Public License, > + * version 2 or later, as published by the Free Software Foundation. > + * > + * This program is distributed in the hope it will be useful, but WITHOUT > + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or > + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License > for > + * more details. > + * > + * You should have received a copy of the GNU General Public License > along with > + * this program. If not, see <http://www.gnu.org/licenses/>. > + */ > + > +#define GEN_VECTOR_R(INSN) \ > +static bool trans_##INSN(DisasContext *ctx, arg_##INSN * a) \ > +{ \ > + TCGv_i32 s1 = tcg_const_i32(a->rs1); \ > + TCGv_i32 s2 = tcg_const_i32(a->rs2); \ > + TCGv_i32 d = tcg_const_i32(a->rd); \ > + gen_helper_vector_##INSN(cpu_env, s1, s2, d); \ > + tcg_temp_free_i32(s1); \ > + tcg_temp_free_i32(s2); \ > + tcg_temp_free_i32(d); \ > + return true; \ > +} > + > +#define GEN_VECTOR_R2_ZIMM(INSN) \ > +static bool trans_##INSN(DisasContext *ctx, arg_##INSN * a) \ > +{ \ > + TCGv_i32 s1 = tcg_const_i32(a->rs1); \ > + TCGv_i32 zimm = tcg_const_i32(a->zimm); \ > + TCGv_i32 d = tcg_const_i32(a->rd); \ > + gen_helper_vector_##INSN(cpu_env, s1, zimm, d); \ > + tcg_temp_free_i32(s1); \ > + tcg_temp_free_i32(zimm); \ > + tcg_temp_free_i32(d); \ > + return true; \ > +} > + > +GEN_VECTOR_R2_ZIMM(vsetvli) > +GEN_VECTOR_R(vsetvl) > diff --git a/target/riscv/translate.c b/target/riscv/translate.c > index 8d6ab73..587c23e 100644 > --- a/target/riscv/translate.c > +++ b/target/riscv/translate.c > @@ -706,6 +706,7 @@ static bool gen_shift(DisasContext *ctx, arg_r *a, > #include "insn_trans/trans_rva.inc.c" > #include "insn_trans/trans_rvf.inc.c" > #include "insn_trans/trans_rvd.inc.c" > +#include "insn_trans/trans_rvv.inc.c" > #include "insn_trans/trans_privileged.inc.c" > > /* > diff --git a/target/riscv/vector_helper.c b/target/riscv/vector_helper.c > new file mode 100644 > index 0000000..b279e6f > --- /dev/null > +++ b/target/riscv/vector_helper.c > @@ -0,0 +1,126 @@ > +/* > + * RISC-V Vectore Extension Helpers for QEMU. > + * > + * Copyright (c) 2019 C-SKY Limited. All rights reserved. > + * > + * This program is free software; you can redistribute it and/or modify it > + * under the terms and conditions of the GNU General Public License, > + * version 2 or later, as published by the Free Software Foundation. > + * > + * This program is distributed in the hope it will be useful, but WITHOUT > + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or > + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License > for > + * more details. > + * > + * You should have received a copy of the GNU General Public License > along with > + * this program. If not, see <http://www.gnu.org/licenses/>. > + */ > + > +#include "qemu/osdep.h" > +#include "cpu.h" > +#include "exec/exec-all.h" > +#include "exec/helper-proto.h" > +#include <math.h> > + > +#define VECTOR_HELPER(name) HELPER(glue(vector_, name)) > + > +static inline void vector_vtype_set_ill(CPURISCVState *env) > +{ > + env->vfp.vtype = ((target_ulong)1) << (sizeof(target_ulong) - 1); > + return; > +} > + > env->vfp.vtype = ((target_ulong)1) << (sizeof(target_ulong) * 8 - 1); > +static inline int vector_vtype_get_sew(CPURISCVState *env) > +{ > + return (env->vfp.vtype >> 2) & 0x7; > +} > + > extract64(env->vfp.vtype, 2, 3); > +static inline int vector_get_width(CPURISCVState *env) > +{ > + return 8 * (1 << vector_vtype_get_sew(env)); > +} > + > +static inline int vector_get_lmul(CPURISCVState *env) > +{ > + return 1 << (env->vfp.vtype & 0x3); > +} > + > extract64(env->vfp.vtype, 0, 2); > +static inline int vector_get_vlmax(CPURISCVState *env) > +{ > + return vector_get_lmul(env) * VLEN / vector_get_width(env); > +} > + > +void VECTOR_HELPER(vsetvl)(CPURISCVState *env, uint32_t rs1, uint32_t rs2, > + uint32_t rd) > +{ > + int sew, max_sew, vlmax, vl; > + > + if (rs2 == 0) { > + vector_vtype_set_ill(env); > + riscv_raise_exception(env, RISCV_EXCP_ILLEGAL_INST, GETPC()); > + return; > + } > + env->vfp.vtype = env->gpr[rs2]; > + sew = 1 << vector_get_width(env) / 8; > + max_sew = sizeof(target_ulong); > + > + if (env->misa & RVD) { > + max_sew = max_sew > 8 ? max_sew : 8; > + } else if (env->misa & RVF) { > + max_sew = max_sew > 4 ? max_sew : 4; > + } As far as i understand, max_sew is defined by ELEN but not by existing floating-point extensions. ELEN should be configurable through command line cpu parameter. + if (sew > max_sew) { > + vector_vtype_set_ill(env); > + return; > + } > + > + vlmax = vector_get_vlmax(env); > + if (rs1 == 0) { > + vl = vlmax; > + } else if (env->gpr[rs1] <= vlmax) { > + vl = env->gpr[rs1]; > + } else if (env->gpr[rs1] < 2 * vlmax) { > + vl = ceil(env->gpr[rs1] / 2); > + } else { > + vl = vlmax; > + } > + env->vfp.vl = vl; > + env->gpr[rd] = vl; > + env->vfp.vstart = 0; > + return; > +} > + > +void VECTOR_HELPER(vsetvli)(CPURISCVState *env, uint32_t rs1, uint32_t > zimm, > + uint32_t rd) > +{ > + int sew, max_sew, vlmax, vl; > + > + env->vfp.vtype = zimm; > + sew = vector_get_width(env) / 8; > + max_sew = sizeof(target_ulong); > + > + if (env->misa & RVD) { > + max_sew = max_sew > 8 ? max_sew : 8; > + } else if (env->misa & RVF) { > + max_sew = max_sew > 4 ? max_sew : 4; > + } > + if (sew > max_sew) { > + vector_vtype_set_ill(env); > + return; > + } > + The same comment described above. > + vlmax = vector_get_vlmax(env); > + if (rs1 == 0) { > + vl = vlmax; > + } else if (env->gpr[rs1] <= vlmax) { > + vl = env->gpr[rs1]; > + } else if (env->gpr[rs1] < 2 * vlmax) { > + vl = ceil(env->gpr[rs1] / 2); > + } else { > + vl = vlmax; > + } > + env->vfp.vl = vl; > + env->gpr[rd] = vl; > + env->vfp.vstart = 0; > + return; > +} > -- > 2.7.4 > > >
WARNING: multiple messages have this Message-ID (diff)
From: Chih-Min Chao <chihmin.chao@sifive.com> To: liuzhiwei <zhiwei_liu@c-sky.com> Cc: Alistair Francis <Alistair.Francis@wdc.com>, Palmer Dabbelt <palmer@sifive.com>, Sagar Karandikar <sagark@eecs.berkeley.edu>, Bastian Koppelmann <kbastian@mail.uni-paderborn.de>, riku.voipio@iki.fi, laurent@vivier.eu, wenmeng_zhang@c-sky.com, "open list:RISC-V" <qemu-riscv@nongnu.org>, "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>, wxy194768@alibaba-inc.com Subject: Re: [Qemu-riscv] [PATCH v2 04/17] RISC-V: add vector extension configure instruction Date: Thu, 12 Sep 2019 00:04:38 +0800 [thread overview] Message-ID: <CAEiOBXWsuVeQ82ockYf=Vwqaxfzoc9fin+w3itNZZho2tO+6Mg@mail.gmail.com> (raw) In-Reply-To: <1568183141-67641-5-git-send-email-zhiwei_liu@c-sky.com> [-- Attachment #1: Type: text/plain, Size: 9624 bytes --] On Wed, Sep 11, 2019 at 2:38 PM liuzhiwei <zhiwei_liu@c-sky.com> wrote: > From: LIU Zhiwei <zhiwei_liu@c-sky.com> > > Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com> > --- > target/riscv/Makefile.objs | 2 +- > target/riscv/helper.h | 3 + > target/riscv/insn32.decode | 5 ++ > target/riscv/insn_trans/trans_rvv.inc.c | 46 ++++++++++++ > target/riscv/translate.c | 1 + > target/riscv/vector_helper.c | 126 > ++++++++++++++++++++++++++++++++ > 6 files changed, 182 insertions(+), 1 deletion(-) > create mode 100644 target/riscv/insn_trans/trans_rvv.inc.c > create mode 100644 target/riscv/vector_helper.c > > diff --git a/target/riscv/Makefile.objs b/target/riscv/Makefile.objs > index b1c79bc..d577cef 100644 > --- a/target/riscv/Makefile.objs > +++ b/target/riscv/Makefile.objs > @@ -1,4 +1,4 @@ > -obj-y += translate.o op_helper.o cpu_helper.o cpu.o csr.o fpu_helper.o > gdbstub.o pmp.o > +obj-y += translate.o op_helper.o cpu_helper.o cpu.o csr.o fpu_helper.o > vector_helper.o gdbstub.o pmp.o > > DECODETREE = $(SRC_PATH)/scripts/decodetree.py > > diff --git a/target/riscv/helper.h b/target/riscv/helper.h > index debb22a..652f8c3 100644 > --- a/target/riscv/helper.h > +++ b/target/riscv/helper.h > @@ -76,3 +76,6 @@ DEF_HELPER_2(mret, tl, env, tl) > DEF_HELPER_1(wfi, void, env) > DEF_HELPER_1(tlb_flush, void, env) > #endif > +/* Vector functions */ > +DEF_HELPER_4(vector_vsetvli, void, env, i32, i32, i32) > +DEF_HELPER_4(vector_vsetvl, void, env, i32, i32, i32) > diff --git a/target/riscv/insn32.decode b/target/riscv/insn32.decode > index 77f794e..5dc009c 100644 > --- a/target/riscv/insn32.decode > +++ b/target/riscv/insn32.decode > @@ -62,6 +62,7 @@ > @r_rm ....... ..... ..... ... ..... ....... %rs2 %rs1 %rm %rd > @r2_rm ....... ..... ..... ... ..... ....... %rs1 %rm %rd > @r2 ....... ..... ..... ... ..... ....... %rs1 %rd > +@r2_zimm . zimm:11 ..... ... ..... ....... %rs1 %rd > > @sfence_vma ....... ..... ..... ... ..... ....... %rs2 %rs1 > @sfence_vm ....... ..... ..... ... ..... ....... %rs1 > @@ -203,3 +204,7 @@ fcvt_w_d 1100001 00000 ..... ... ..... 1010011 > @r2_rm > fcvt_wu_d 1100001 00001 ..... ... ..... 1010011 @r2_rm > fcvt_d_w 1101001 00000 ..... ... ..... 1010011 @r2_rm > fcvt_d_wu 1101001 00001 ..... ... ..... 1010011 @r2_rm > + > +# *** RV32V Extension *** > +vsetvli 0 ........... ..... 111 ..... 1010111 @r2_zimm > +vsetvl 1000000 ..... ..... 111 ..... 1010111 @r > diff --git a/target/riscv/insn_trans/trans_rvv.inc.c > b/target/riscv/insn_trans/trans_rvv.inc.c > new file mode 100644 > index 0000000..82e7ad6 > --- /dev/null > +++ b/target/riscv/insn_trans/trans_rvv.inc.c > @@ -0,0 +1,46 @@ > +/* > + * RISC-V translation routines for the RVV Standard Extension. > + * > + * Copyright (c) 2019 C-SKY Limited. All rights reserved. > + * > + * This program is free software; you can redistribute it and/or modify it > + * under the terms and conditions of the GNU General Public License, > + * version 2 or later, as published by the Free Software Foundation. > + * > + * This program is distributed in the hope it will be useful, but WITHOUT > + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or > + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License > for > + * more details. > + * > + * You should have received a copy of the GNU General Public License > along with > + * this program. If not, see <http://www.gnu.org/licenses/>. > + */ > + > +#define GEN_VECTOR_R(INSN) \ > +static bool trans_##INSN(DisasContext *ctx, arg_##INSN * a) \ > +{ \ > + TCGv_i32 s1 = tcg_const_i32(a->rs1); \ > + TCGv_i32 s2 = tcg_const_i32(a->rs2); \ > + TCGv_i32 d = tcg_const_i32(a->rd); \ > + gen_helper_vector_##INSN(cpu_env, s1, s2, d); \ > + tcg_temp_free_i32(s1); \ > + tcg_temp_free_i32(s2); \ > + tcg_temp_free_i32(d); \ > + return true; \ > +} > + > +#define GEN_VECTOR_R2_ZIMM(INSN) \ > +static bool trans_##INSN(DisasContext *ctx, arg_##INSN * a) \ > +{ \ > + TCGv_i32 s1 = tcg_const_i32(a->rs1); \ > + TCGv_i32 zimm = tcg_const_i32(a->zimm); \ > + TCGv_i32 d = tcg_const_i32(a->rd); \ > + gen_helper_vector_##INSN(cpu_env, s1, zimm, d); \ > + tcg_temp_free_i32(s1); \ > + tcg_temp_free_i32(zimm); \ > + tcg_temp_free_i32(d); \ > + return true; \ > +} > + > +GEN_VECTOR_R2_ZIMM(vsetvli) > +GEN_VECTOR_R(vsetvl) > diff --git a/target/riscv/translate.c b/target/riscv/translate.c > index 8d6ab73..587c23e 100644 > --- a/target/riscv/translate.c > +++ b/target/riscv/translate.c > @@ -706,6 +706,7 @@ static bool gen_shift(DisasContext *ctx, arg_r *a, > #include "insn_trans/trans_rva.inc.c" > #include "insn_trans/trans_rvf.inc.c" > #include "insn_trans/trans_rvd.inc.c" > +#include "insn_trans/trans_rvv.inc.c" > #include "insn_trans/trans_privileged.inc.c" > > /* > diff --git a/target/riscv/vector_helper.c b/target/riscv/vector_helper.c > new file mode 100644 > index 0000000..b279e6f > --- /dev/null > +++ b/target/riscv/vector_helper.c > @@ -0,0 +1,126 @@ > +/* > + * RISC-V Vectore Extension Helpers for QEMU. > + * > + * Copyright (c) 2019 C-SKY Limited. All rights reserved. > + * > + * This program is free software; you can redistribute it and/or modify it > + * under the terms and conditions of the GNU General Public License, > + * version 2 or later, as published by the Free Software Foundation. > + * > + * This program is distributed in the hope it will be useful, but WITHOUT > + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or > + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License > for > + * more details. > + * > + * You should have received a copy of the GNU General Public License > along with > + * this program. If not, see <http://www.gnu.org/licenses/>. > + */ > + > +#include "qemu/osdep.h" > +#include "cpu.h" > +#include "exec/exec-all.h" > +#include "exec/helper-proto.h" > +#include <math.h> > + > +#define VECTOR_HELPER(name) HELPER(glue(vector_, name)) > + > +static inline void vector_vtype_set_ill(CPURISCVState *env) > +{ > + env->vfp.vtype = ((target_ulong)1) << (sizeof(target_ulong) - 1); > + return; > +} > + > env->vfp.vtype = ((target_ulong)1) << (sizeof(target_ulong) * 8 - 1); > +static inline int vector_vtype_get_sew(CPURISCVState *env) > +{ > + return (env->vfp.vtype >> 2) & 0x7; > +} > + > extract64(env->vfp.vtype, 2, 3); > +static inline int vector_get_width(CPURISCVState *env) > +{ > + return 8 * (1 << vector_vtype_get_sew(env)); > +} > + > +static inline int vector_get_lmul(CPURISCVState *env) > +{ > + return 1 << (env->vfp.vtype & 0x3); > +} > + > extract64(env->vfp.vtype, 0, 2); > +static inline int vector_get_vlmax(CPURISCVState *env) > +{ > + return vector_get_lmul(env) * VLEN / vector_get_width(env); > +} > + > +void VECTOR_HELPER(vsetvl)(CPURISCVState *env, uint32_t rs1, uint32_t rs2, > + uint32_t rd) > +{ > + int sew, max_sew, vlmax, vl; > + > + if (rs2 == 0) { > + vector_vtype_set_ill(env); > + riscv_raise_exception(env, RISCV_EXCP_ILLEGAL_INST, GETPC()); > + return; > + } > + env->vfp.vtype = env->gpr[rs2]; > + sew = 1 << vector_get_width(env) / 8; > + max_sew = sizeof(target_ulong); > + > + if (env->misa & RVD) { > + max_sew = max_sew > 8 ? max_sew : 8; > + } else if (env->misa & RVF) { > + max_sew = max_sew > 4 ? max_sew : 4; > + } As far as i understand, max_sew is defined by ELEN but not by existing floating-point extensions. ELEN should be configurable through command line cpu parameter. + if (sew > max_sew) { > + vector_vtype_set_ill(env); > + return; > + } > + > + vlmax = vector_get_vlmax(env); > + if (rs1 == 0) { > + vl = vlmax; > + } else if (env->gpr[rs1] <= vlmax) { > + vl = env->gpr[rs1]; > + } else if (env->gpr[rs1] < 2 * vlmax) { > + vl = ceil(env->gpr[rs1] / 2); > + } else { > + vl = vlmax; > + } > + env->vfp.vl = vl; > + env->gpr[rd] = vl; > + env->vfp.vstart = 0; > + return; > +} > + > +void VECTOR_HELPER(vsetvli)(CPURISCVState *env, uint32_t rs1, uint32_t > zimm, > + uint32_t rd) > +{ > + int sew, max_sew, vlmax, vl; > + > + env->vfp.vtype = zimm; > + sew = vector_get_width(env) / 8; > + max_sew = sizeof(target_ulong); > + > + if (env->misa & RVD) { > + max_sew = max_sew > 8 ? max_sew : 8; > + } else if (env->misa & RVF) { > + max_sew = max_sew > 4 ? max_sew : 4; > + } > + if (sew > max_sew) { > + vector_vtype_set_ill(env); > + return; > + } > + The same comment described above. > + vlmax = vector_get_vlmax(env); > + if (rs1 == 0) { > + vl = vlmax; > + } else if (env->gpr[rs1] <= vlmax) { > + vl = env->gpr[rs1]; > + } else if (env->gpr[rs1] < 2 * vlmax) { > + vl = ceil(env->gpr[rs1] / 2); > + } else { > + vl = vlmax; > + } > + env->vfp.vl = vl; > + env->gpr[rd] = vl; > + env->vfp.vstart = 0; > + return; > +} > -- > 2.7.4 > > > [-- Attachment #2: Type: text/html, Size: 12705 bytes --]
next prev parent reply other threads:[~2019-09-11 16:08 UTC|newest] Thread overview: 86+ messages / expand[flat|nested] mbox.gz Atom feed top 2019-09-11 6:25 [Qemu-devel] [PATCH v2 00/17] RISC-V: support vector extension liuzhiwei 2019-09-11 6:25 ` [Qemu-riscv] " liuzhiwei 2019-09-11 6:25 ` [Qemu-devel] [PATCH v2 01/17] RISC-V: add vfp field in CPURISCVState liuzhiwei 2019-09-11 6:25 ` [Qemu-riscv] " liuzhiwei 2019-09-11 14:51 ` [Qemu-devel] " Chih-Min Chao 2019-09-11 14:51 ` [Qemu-riscv] " Chih-Min Chao 2019-09-11 22:39 ` Richard Henderson 2019-09-11 22:39 ` [Qemu-riscv] " Richard Henderson 2019-09-12 14:53 ` Chih-Min Chao 2019-09-12 14:53 ` [Qemu-riscv] " Chih-Min Chao 2019-09-12 15:06 ` Richard Henderson 2019-09-12 15:06 ` [Qemu-riscv] " Richard Henderson 2019-09-17 8:09 ` liuzhiwei 2019-09-17 8:09 ` [Qemu-riscv] " liuzhiwei 2019-09-11 22:32 ` Richard Henderson 2019-09-11 22:32 ` [Qemu-riscv] " Richard Henderson 2019-09-11 6:25 ` [Qemu-devel] [PATCH v2 02/17] RISC-V: turn on vector extension from command line by cfg.ext_v Property liuzhiwei 2019-09-11 6:25 ` [Qemu-riscv] " liuzhiwei 2019-09-11 15:00 ` [Qemu-devel] " Chih-Min Chao 2019-09-11 15:00 ` [Qemu-riscv] " Chih-Min Chao 2019-09-11 6:25 ` [Qemu-devel] [PATCH v2 03/17] RISC-V: support vector extension csr liuzhiwei 2019-09-11 6:25 ` [Qemu-riscv] " liuzhiwei 2019-09-11 15:25 ` [Qemu-devel] " Chih-Min Chao 2019-09-11 15:25 ` Chih-Min Chao 2019-09-11 22:43 ` [Qemu-devel] " Richard Henderson 2019-09-11 22:43 ` [Qemu-riscv] " Richard Henderson 2019-09-14 13:58 ` Palmer Dabbelt 2019-09-14 13:58 ` [Qemu-riscv] " Palmer Dabbelt 2019-09-11 6:25 ` [Qemu-devel] [PATCH v2 04/17] RISC-V: add vector extension configure instruction liuzhiwei 2019-09-11 6:25 ` [Qemu-riscv] " liuzhiwei 2019-09-11 16:04 ` Chih-Min Chao [this message] 2019-09-11 16:04 ` Chih-Min Chao 2019-09-11 23:09 ` [Qemu-devel] " Richard Henderson 2019-09-11 23:09 ` [Qemu-riscv] " Richard Henderson 2019-09-11 6:25 ` [Qemu-devel] [PATCH v2 05/17] RISC-V: add vector extension load and store instructions liuzhiwei 2019-09-11 6:25 ` [Qemu-riscv] " liuzhiwei 2019-09-12 14:23 ` [Qemu-devel] " Richard Henderson 2019-09-12 14:23 ` [Qemu-riscv] " Richard Henderson 2020-01-08 1:32 ` LIU Zhiwei 2020-01-08 1:32 ` LIU Zhiwei 2020-01-08 2:08 ` Richard Henderson 2020-01-08 2:08 ` Richard Henderson 2019-09-11 6:25 ` [Qemu-devel] [PATCH v2 06/17] RISC-V: add vector extension fault-only-first implementation liuzhiwei 2019-09-11 6:25 ` [Qemu-riscv] " liuzhiwei 2019-09-12 14:32 ` [Qemu-devel] " Richard Henderson 2019-09-12 14:32 ` [Qemu-riscv] " Richard Henderson 2019-09-11 6:25 ` [Qemu-devel] [PATCH v2 07/17] RISC-V: add vector extension atomic instructions liuzhiwei 2019-09-11 6:25 ` [Qemu-riscv] " liuzhiwei 2019-09-12 14:57 ` [Qemu-devel] " Richard Henderson 2019-09-12 14:57 ` [Qemu-riscv] " Richard Henderson 2019-09-11 6:25 ` [Qemu-devel] [PATCH v2 08/17] RISC-V: add vector extension integer instructions part1, add/sub/adc/sbc liuzhiwei 2019-09-11 6:25 ` [Qemu-riscv] " liuzhiwei 2019-09-12 15:27 ` [Qemu-devel] " Richard Henderson 2019-09-12 15:27 ` [Qemu-riscv] " Richard Henderson 2019-09-12 15:35 ` Richard Henderson 2019-09-12 15:35 ` [Qemu-riscv] " Richard Henderson 2019-09-11 6:25 ` [Qemu-devel] [PATCH v2 09/17] RISC-V: add vector extension integer instructions part2, bit/shift liuzhiwei 2019-09-11 6:25 ` [Qemu-riscv] " liuzhiwei 2019-09-12 16:41 ` [Qemu-devel] " Richard Henderson 2019-09-12 16:41 ` [Qemu-riscv] " Richard Henderson 2019-09-11 6:25 ` [Qemu-devel] [PATCH v2 10/17] RISC-V: add vector extension integer instructions part3, cmp/min/max liuzhiwei 2019-09-11 6:25 ` [Qemu-riscv] " liuzhiwei 2019-09-11 6:25 ` [Qemu-devel] [PATCH v2 11/17] RISC-V: add vector extension integer instructions part4, mul/div/merge liuzhiwei 2019-09-11 6:25 ` [Qemu-riscv] " liuzhiwei 2019-09-11 6:25 ` [Qemu-devel] [PATCH v2 12/17] RISC-V: add vector extension fixed point instructions liuzhiwei 2019-09-11 6:25 ` [Qemu-riscv] " liuzhiwei 2019-09-11 6:25 ` [Qemu-devel] [PATCH v2 13/17] RISC-V: add vector extension float instruction part1, add/sub/mul/div liuzhiwei 2019-09-11 6:25 ` [Qemu-riscv] " liuzhiwei 2019-09-11 6:25 ` [Qemu-devel] [PATCH v2 14/17] RISC-V: add vector extension float instructions part2, sqrt/cmp/cvt/others liuzhiwei 2019-09-11 6:25 ` [Qemu-riscv] " liuzhiwei 2019-09-11 6:25 ` [Qemu-devel] [PATCH v2 15/17] RISC-V: add vector extension reduction instructions liuzhiwei 2019-09-11 6:25 ` [Qemu-riscv] " liuzhiwei 2019-09-12 16:54 ` [Qemu-devel] " Richard Henderson 2019-09-12 16:54 ` [Qemu-riscv] " Richard Henderson 2019-09-11 6:25 ` [Qemu-devel] [PATCH v2 16/17] RISC-V: add vector extension mask instructions liuzhiwei 2019-09-11 6:25 ` [Qemu-riscv] " liuzhiwei 2019-09-12 17:07 ` [Qemu-devel] " Richard Henderson 2019-09-12 17:07 ` [Qemu-riscv] " Richard Henderson 2019-09-11 6:25 ` [Qemu-devel] [PATCH v2 17/17] RISC-V: add vector extension premutation instructions liuzhiwei 2019-09-11 6:25 ` [Qemu-riscv] " liuzhiwei 2019-09-12 17:13 ` [Qemu-devel] " Richard Henderson 2019-09-12 17:13 ` [Qemu-riscv] " Richard Henderson 2019-09-11 7:00 ` [Qemu-devel] [PATCH v2 00/17] RISC-V: support vector extension Aleksandar Markovic 2019-09-11 7:00 ` [Qemu-riscv] " Aleksandar Markovic 2019-09-14 12:59 ` Palmer Dabbelt 2019-09-14 12:59 ` [Qemu-riscv] " Palmer Dabbelt
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to='CAEiOBXWsuVeQ82ockYf=Vwqaxfzoc9fin+w3itNZZho2tO+6Mg@mail.gmail.com' \ --to=chihmin.chao@sifive.com \ --cc=Alistair.Francis@wdc.com \ --cc=kbastian@mail.uni-paderborn.de \ --cc=laurent@vivier.eu \ --cc=palmer@sifive.com \ --cc=qemu-devel@nongnu.org \ --cc=qemu-riscv@nongnu.org \ --cc=riku.voipio@iki.fi \ --cc=sagark@eecs.berkeley.edu \ --cc=wenmeng_zhang@c-sky.com \ --cc=wxy194768@alibaba-inc.com \ --cc=zhiwei_liu@c-sky.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.